{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T21:16:18Z","timestamp":1725398178455},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/delta.2010.23","type":"proceedings-article","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T15:52:28Z","timestamp":1269877948000},"page":"20-25","source":"Crossref","is-referenced-by-count":3,"title":["Enabling False Path Identification from RTL for Reducing Design and Test Futileness"],"prefix":"10.1109","author":[{"given":"Hiroshi","family":"Iwata","sequence":"first","affiliation":[]},{"given":"Satoshi","family":"Ohtake","sequence":"additional","affiliation":[]},{"given":"Hideo","family":"Fujiwara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494345"},{"key":"ref3","first-page":"233","article-title":"An efficient method to identify untestable path delay faults","author":"reddy","year":"2001","journal-title":"Asian Test Symposium"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.70"},{"key":"ref5","first-page":"406","article-title":"Identifying redundant path delay faults in sequential circuits","author":"tekumalla","year":"1996","journal-title":"Proceedings of the International Conference on VLSI Design"},{"key":"ref8","article-title":"An approach to RTL false path mapping using uniqueness of paths","author":"iwata","year":"2009","journal-title":"Tech Rep 2009004"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.969435"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.567965"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.27"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.511566"}],"event":{"name":"Fifth IEEE International Workshop on Electronic Design, Test and Application (DELTA 2010)","start":{"date-parts":[[2010,1,13]]},"location":"Ho Chi Minh City","end":{"date-parts":[[2010,1,15]]}},"container-title":["2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5438527\/5438652\/05438718.pdf?arnumber=5438718","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T15:52:43Z","timestamp":1580917963000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5438718\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/delta.2010.23","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}