{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:46:17Z","timestamp":1729640777812,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/ddecs.2012.6219063","type":"proceedings-article","created":{"date-parts":[[2012,6,22]],"date-time":"2012-06-22T19:29:31Z","timestamp":1340393371000},"page":"230-235","source":"Crossref","is-referenced-by-count":15,"title":["A new SAT-based ATPG for generating highly compacted test sets"],"prefix":"10.1109","author":[{"given":"Stephan","family":"Eggersglu","sequence":"first","affiliation":[]},{"given":"Rene","family":"Krenz-Baath","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Glowatz","sequence":"additional","affiliation":[]},{"given":"Friedrich","family":"Hapke","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/43.536723"},{"journal-title":"Atalanta An efficient ATPG for combinational circuits","year":"1993","author":"lee","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2152450"},{"key":"16","doi-asserted-by":"crossref","first-page":"502","DOI":"10.1007\/978-3-540-24605-3_37","article-title":"An extensible SAT solver","volume":"2919","author":"ee?n","year":"2004","journal-title":"Proceedings of the International Conference on Theory and Applications of Satisfiability Testing ser Lecture Notes in Computer Science"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923107"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.20"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"3","first-page":"189","article-title":"Test generation and dynamic compaction of tests","author":"goel","year":"1979","journal-title":"Proceedings of The International Test Conference"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/12.736428"},{"journal-title":"International Technology Roadmap for Semiconductors-Test and Test Equipment","year":"2007","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/43.469663"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090834"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670910"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.476580"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519510"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519511"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.31"}],"event":{"name":"2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2012,4,18]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2012,4,20]]}},"container-title":["2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6213418\/6219000\/06219063.pdf?arnumber=6219063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T16:27:57Z","timestamp":1497976077000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6219063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2012.6219063","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}