{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:39Z","timestamp":1730213919422,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,11,16]],"date-time":"2022-11-16T00:00:00Z","timestamp":1668556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,16]],"date-time":"2022-11-16T00:00:00Z","timestamp":1668556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,11,16]]},"DOI":"10.1109\/dcis55711.2022.9970139","type":"proceedings-article","created":{"date-parts":[[2022,12,8]],"date-time":"2022-12-08T18:40:24Z","timestamp":1670524824000},"page":"01-06","source":"Crossref","is-referenced-by-count":0,"title":["Hardware implementation of self-organizing maps using memristors, a simulation study"],"prefix":"10.1109","author":[{"given":"German","family":"Vaquero","sequence":"first","affiliation":[{"name":"Tecnología de Computadores Universidad de Granada,Departamento de Electrónicay,Granada,Spain"}]},{"given":"Francisco","family":"Jimenez-Molinos","sequence":"additional","affiliation":[{"name":"Tecnología de Computadores Universidad de Granada,Departamento de Electrónicay,Granada,Spain"}]},{"given":"Juan B.","family":"Roldan","sequence":"additional","affiliation":[{"name":"Tecnología de Computadores Universidad de Granada,Departamento de Electrónicay,Granada,Spain"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.5108650"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3089995"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202000115"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10091084"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10030346"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/BF00337288"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-28518-4_1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/ab6103"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.3390\/ma12213482","article-title":"Self-organizing neural networks based on OxRAM devices under a fully unsupervised training schema","volume":"12","author":"pedr\u00f3","year":"2019","journal-title":"Materials"},{"key":"ref19","article-title":"Implementing in-situ self-organizing mpas with memristor crossbar arrays for data mining and optimization","volume":"13","author":"wang","year":"2022","journal-title":"Nat Comm"},{"key":"ref4","article-title":"Toward reliable compact modeling of multilevel 1T-1R RRAM devices for neuromorphic systems","volume":"10","author":"p\u00e9rez-bosch","year":"2021","journal-title":"Electronics"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","article-title":"Equivalent-accuracy accelerated neural-network training using analogue memory","volume":"558","author":"ambrogio","year":"2018","journal-title":"Nature"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201800143"},{"key":"ref5","article-title":"Temperature of conductive nanofilaments in hexagonal boron nitride based memristors showing threshold resistive switching","volume":"2100580","author":"lanza","year":"2021","journal-title":"Advanced Materials in Electronics"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2019.05.004"},{"journal-title":"Elsevier","article-title":"Memristive devices for brain-inspired computing","year":"2020","author":"spiga","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1126\/science.abj9979"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2017.11.007"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2019.110984"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2210856"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2015.2434847"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CDE52135.2021.9455724"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/5.0055982"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1111\/j.1469-1809.1936.tb02137.x"}],"event":{"name":"2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)","start":{"date-parts":[[2022,11,16]]},"location":"Pamplona, Spain","end":{"date-parts":[[2022,11,18]]}},"container-title":["2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9969904\/9970010\/09970139.pdf?arnumber=9970139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,26]],"date-time":"2022-12-26T19:36:14Z","timestamp":1672083374000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9970139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,16]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/dcis55711.2022.9970139","relation":{},"subject":[],"published":{"date-parts":[[2022,11,16]]}}}