{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:18:03Z","timestamp":1729631883532,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763128","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":18,"title":["A new reconfigurable clock-gating technique for low power SRAM-based FPGAs"],"prefix":"10.1109","author":[{"given":"L","family":"Sterpone","sequence":"first","affiliation":[]},{"given":"L","family":"Carro","sequence":"additional","affiliation":[]},{"given":"D","family":"Matos","sequence":"additional","affiliation":[]},{"given":"S","family":"Wong","sequence":"additional","affiliation":[]},{"given":"F","family":"Fakhar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380636"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629937"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884848"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.888404"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"801","DOI":"10.1007\/978-3-540-30117-2_81","article-title":"Partial and Dynamically Reconfiguration of Xilinx Virtex-II FPGAs","volume":"3203 2004","author":"blodget","year":"2004","journal-title":"Lecture Notes in Computer Science"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.82"},{"journal-title":"Low-Voltage Low-Power VLSI Subsystems","year":"2005","author":"kiat-seng","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508132"},{"journal-title":"Xilinx Datasheet document","article-title":"Virtex-5 FPGA Datasheet","year":"2007","key":"ref18"},{"journal-title":"Xilinx Datasheet document","article-title":"Virtex-6 FPGA Datasheet","year":"2009","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249359"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/54.329451"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853692"},{"key":"ref8","first-page":"1087","article-title":"Power Optimization through Edge Reduction in LUT -based Technology Mapping","author":"chen","year":"0","journal-title":"IEEE Computer Society Workshop VLSI"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272538"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611844"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.13"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159755"},{"journal-title":"Embedded Computing A VLIW Approach to Architecture Compilers and Tools","year":"2004","author":"fisher","key":"ref20"},{"year":"0","key":"ref21","article-title":"VEX Toolchain"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763128.pdf?arnumber=5763128","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:50:08Z","timestamp":1498017008000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763128\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763128","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}