{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:56:05Z","timestamp":1729637765422,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,4]]},"DOI":"10.1109\/date.2007.364559","type":"proceedings-article","created":{"date-parts":[[2007,6,7]],"date-time":"2007-06-07T16:21:27Z","timestamp":1181233287000},"page":"1-6","source":"Crossref","is-referenced-by-count":37,"title":["A dynamically adaptive DSP for heterogeneous reconfigurable platforms"],"prefix":"10.1109","author":[{"given":"Fabio","family":"Campi","sequence":"first","affiliation":[]},{"given":"Antonio","family":"Deledda","sequence":"additional","affiliation":[]},{"given":"Matteo","family":"Pizzotti","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Ciccarelli","sequence":"additional","affiliation":[]},{"given":"Pierluigi","family":"Rolandi","sequence":"additional","affiliation":[]},{"given":"Claudio","family":"Mucci","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Lodi","sequence":"additional","affiliation":[]},{"given":"Arseni","family":"Vitkovski","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Vanzolini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"19"},{"key":"17","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2003.1253190","article-title":"The Reconfigurable Streaming Vector Processor","author":"ciricescu","year":"2003","journal-title":"Int Symp Microarchitecture"},{"year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113463"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2003.1267720"},{"journal-title":"S5 Architecture and development flow of a software configurable processor Field-Programmable Technology","year":"2005","author":"arnold","key":"11"},{"year":"0","key":"12"},{"key":"21","article-title":"Implementation of the AES\/Rjndael algorithm on a dinamically reconfigurable architecture","author":"mucci","year":"0","journal-title":"Proc DATE"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.642810"},{"volume":"197","year":"0","author":"aes","key":"20"},{"year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.226"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"year":"0","key":"7"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_41"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1109\/2.839320","article-title":"The Density advantage of reconfigurable computing","author":"dehon","year":"2000","journal-title":"IEEE Computers"},{"journal-title":"Reconfigurable processor architectures for mobile phones IPDPS","year":"2003","author":"vorbach","key":"9"},{"year":"0","key":"8"}],"event":{"name":"Design, Automation & Test in Europe Conference","start":{"date-parts":[[2007,4,16]]},"location":"Nice, France","end":{"date-parts":[[2007,4,20]]}},"container-title":["2007 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4211748\/4211749\/04211764.pdf?arnumber=4211764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T14:29:54Z","timestamp":1497709794000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4211764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/date.2007.364559","relation":{},"subject":[],"published":{"date-parts":[[2007,4]]}}}