{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:29:02Z","timestamp":1729646942422,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2005.285","type":"proceedings-article","created":{"date-parts":[[2005,4,1]],"date-time":"2005-04-01T15:16:50Z","timestamp":1112368610000},"page":"1026-1031","source":"Crossref","is-referenced-by-count":9,"title":["Studying Storage-Recomputation Tradeoffs in Memory-Constrained Embedded Processing"],"prefix":"10.1109","author":[{"given":"M.","family":"Kandemir","sequence":"first","affiliation":[]},{"family":"Feihui Li","sequence":"additional","affiliation":[]},{"family":"Guilin Chen","sequence":"additional","affiliation":[]},{"family":"Guangyu Chen","sequence":"additional","affiliation":[]},{"given":"O.","family":"Ozturk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744342"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2849-1"},{"journal-title":"The SimpleScalar\/ARM Toolset","year":"0","author":"austin","key":"1"},{"key":"7","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/193209.193217","article-title":"SUIF: An infrastructure for research on parallelizing and optimizing compilers","volume":"29","author":"wilson","year":"1994","journal-title":"ACM SIGPLAN Notices"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604688"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582323"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156226"},{"key":"8","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1007\/3-540-46423-9_10","article-title":"Optimizing on-chip memory usage through loop restructuring for embedded processors","author":"wang","year":"2000","journal-title":"Proc Int Conf Compiler Construction"}],"event":{"name":"Design, Automation and Test in Europe","location":"Munich, Germany"},"container-title":["Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9609\/30361\/01395725.pdf?arnumber=1395725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,8]],"date-time":"2019-02-08T07:56:31Z","timestamp":1549612591000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1395725\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/date.2005.285","relation":{},"subject":[]}}