{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:15:01Z","timestamp":1729671301629,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2000.840861","type":"proceedings-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T20:11:41Z","timestamp":1036699901000},"page":"686-691","source":"Crossref","is-referenced-by-count":0,"title":["From high-level specifications down to software implementations of parallel embedded real-time systems"],"prefix":"10.1109","author":[{"given":"C.","family":"Rust","sequence":"first","affiliation":[]},{"given":"F.","family":"Stappert","sequence":"additional","affiliation":[]},{"given":"P.","family":"Altenbernd","sequence":"additional","affiliation":[]},{"given":"J.","family":"Tacken","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.1990.89256"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144304"},{"key":"18","article-title":"Worst-case execution time analysis for modern hardware architectures","author":"ottosson","year":"1997","journal-title":"Proc SIGPLAN Workshop on Languages Compilers and Tools for Real-Time Systems (LCT-RTS)"},{"key":"15","first-page":"29","article-title":"Timing Predictions for multi-level caches","author":"mueller","year":"1997","journal-title":"Proc ACM SIGPLAN Workshop on Languages Compilers and Tools for Real-Time Systems (LCT-RTS'97)"},{"key":"16","article-title":"Portable execution time analysis for RISC-processors","author":"narasimhan","year":"1994","journal-title":"Proc ACM SIGPLAN Workshop Language Compiler and Tool Support for Real-Time Systems"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-35064-6_2"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/5.52214"},{"key":"11","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimisation by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61363-3_17"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(99)00010-7"},{"journal-title":"ROOM - Real-Time Object-Oriented Modeling","year":"1994","author":"selic","key":"20"},{"key":"22","article-title":"A method for prepartitioning of petri net models for parallel embedded real-time systems","author":"tacken","year":"1999","journal-title":"Proc of the 6th Annual Australasian Conference on Parallel And Real-Time Systems (PART '99)"},{"journal-title":"Holistic schedulability analysis for distributed hard real-time systems","year":"1993","author":"tindell","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1007\/BF00365407"},{"key":"25","article-title":"Communication synthesis for distributed systems","author":"yen","year":"1995","journal-title":"Proceedings of the International Conference on Computer Aided Design"},{"journal-title":"Optimal Priority Assignment and Feasibility of Static Priority Tasks with Arbitrary Start Times","year":"1991","author":"audsley","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008092427865"},{"journal-title":"Overview of the Ptolemy Project","year":"1999","author":"ii","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRTS.1996.557827"},{"key":"7","article-title":"Supporting software synthesis of communication infrastructures for embedded real-time applications","author":"ditze","year":"1998","journal-title":"Proceedings of the 15th IFAC Workshop on Distributed Computer Control Systems (DCCS)"},{"journal-title":"Static Timing Analysis and Program Proof","year":"1995","author":"chapman","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRTS.1996.557940"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/BF01245300"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"1996","author":"hennessy","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/BF00337680"}],"event":{"name":"Meeting on Design Automation and Test in Europe","acronym":"DATE-00","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6761\/18074\/00840861.pdf?arnumber=840861","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T13:47:43Z","timestamp":1497534463000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/840861\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/date.2000.840861","relation":{},"subject":[]}}