{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:37:00Z","timestamp":1725539820562},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/dasip.2010.5706249","type":"proceedings-article","created":{"date-parts":[[2011,1,31]],"date-time":"2011-01-31T21:15:36Z","timestamp":1296508536000},"page":"76-83","source":"Crossref","is-referenced-by-count":1,"title":["A dynamically reconfigurable asynchronous processor for low power applications"],"prefix":"10.1109","author":[{"given":"K.A.","family":"Fawaz","sequence":"first","affiliation":[]},{"given":"T.","family":"Arslan","sequence":"additional","affiliation":[]},{"given":"S.","family":"Khawam","sequence":"additional","affiliation":[]},{"given":"M.","family":"Muir","sequence":"additional","affiliation":[]},{"given":"I.","family":"Nousias","sequence":"additional","affiliation":[]},{"given":"I.","family":"Lindsay","sequence":"additional","affiliation":[]},{"given":"A.","family":"Erdogan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","article-title":"TI TMS320VC5501\/02 power consumption summary","author":"martinez","year":"2004","journal-title":"Appl Rep SPRAA48"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168878"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref13","article-title":"An Introduction to Asynchronous Circuit Design","author":"davis","year":"1997","journal-title":"Technical Report UUCS-97–013 Computer Science Department"},{"key":"ref14","article-title":"Principles of Asynchronous Circuit Design: A Systems Perspective","author":"sparso","year":"2002","journal-title":"European Low-Power Initiative for Electronic System Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.502196"},{"key":"ref16","article-title":"Delay-Insensitive Codes – An Overview","author":"verhoeff","year":"1987","journal-title":"Eindhoven University of Technology"},{"journal-title":"Handshake Solutions","year":"0","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.56"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.57"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1997.626344"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1994.303848"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320939"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19960655"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2006.1657823"},{"article-title":"Implementing Self-Timed Circuits in Field Programmable Gate Arrays","year":"1995","author":"maheswaran","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275745"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.88"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912133"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IMSCCS.2006.208"},{"key":"ref1","article-title":"Evolution in Architectures and Programming Methodologies of Reconfigurable Computing","author":"zain-ul-abdin","year":"2008","journal-title":"Microprocessors and Microsystems"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.75006"},{"key":"ref22","article-title":"System-level scheduling on instruction cell based reconfigurable systems","author":"yi","year":"2006","journal-title":"Proceedings of the Conference on Design Automation and Test in Europe Proceedings"},{"year":"2005","key":"ref21","article-title":"GNU C compiler"},{"journal-title":"ARM","article-title":"ARM7 thumb family datasheet","year":"2002","key":"ref24"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications"},{"key":"ref26","article-title":"Image demosaicing: A systematic survey","author":"li","year":"2008","journal-title":"Proc SPIE-IS & T Electronic Imaging Visual Communications and Image Processing"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803954"}],"event":{"name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2010,10,26]]},"location":"Edinburgh, United Kingdom","end":{"date-parts":[[2010,10,28]]}},"container-title":["2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5692849\/5706235\/05706249.pdf?arnumber=5706249","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T19:12:13Z","timestamp":1497899533000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5706249\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/dasip.2010.5706249","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}