{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:48:53Z","timestamp":1725738533402},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,1,3]],"date-time":"2024-01-03T00:00:00Z","timestamp":1704240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,3]],"date-time":"2024-01-03T00:00:00Z","timestamp":1704240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,1,3]]},"DOI":"10.1109\/comsnets59351.2024.10427417","type":"proceedings-article","created":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T13:55:32Z","timestamp":1708091732000},"page":"324-326","source":"Crossref","is-referenced-by-count":0,"title":["Exploiting Open Source Tools for FPGA Design Flow"],"prefix":"10.1109","author":[{"given":"Rajashekhar Reddy","family":"Tella","sequence":"first","affiliation":[{"name":"IIT Dharwad,Department of Computer Science and Engineering,Dharwad,India"}]},{"given":"Shubh","family":"Agarwal","sequence":"additional","affiliation":[{"name":"IIT Dharwad,Department of Computer Science and Engineering,Dharwad,India"}]},{"given":"Koteswararao","family":"Kondepu","sequence":"additional","affiliation":[{"name":"IIT Dharwad,Department of Computer Science and Engineering,Dharwad,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2023.M1F.4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2022.108931"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1155\/2019\/8085461"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"volume-title":"Yosys Open Synthesis System","key":"ref5"},{"volume-title":"Verilog to Routing - Open Source CAD Flow for FPGA Research","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"volume-title":"YosysHQ\/nextpnr: nextpnr portable FPGA place and route tool","year":"2023","author":"Shah","key":"ref8"},{"volume-title":"Universal utility for programming FPGA","year":"2023","author":"Goavec-Merou","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137310"}],"event":{"name":"2024 16th International Conference on COMmunication Systems & NETworkS (COMSNETS)","start":{"date-parts":[[2024,1,3]]},"location":"Bengaluru, India","end":{"date-parts":[[2024,1,7]]}},"container-title":["2024 16th International Conference on COMmunication Systems & NETworkS (COMSNETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10426746\/10426785\/10427417.pdf?arnumber=10427417","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T07:35:28Z","timestamp":1710401728000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10427417\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/comsnets59351.2024.10427417","relation":{},"subject":[],"published":{"date-parts":[[2024,1,3]]}}}