{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:45:32Z","timestamp":1740102332700,"version":"3.37.3"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T00:00:00Z","timestamp":1688342400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T00:00:00Z","timestamp":1688342400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001665","name":"ANR MOOSIC","doi-asserted-by":"publisher","award":["18-CE39-0005"],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,3]]},"DOI":"10.1109\/codit58514.2023.10284435","type":"proceedings-article","created":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T17:46:12Z","timestamp":1698169572000},"page":"1717-1722","source":"Crossref","is-referenced-by-count":0,"title":["Improving Integrated Circuit Security Using Mathematical Model Based on Clique Covering Reformulation"],"prefix":"10.1109","author":[{"given":"Jonathan","family":"Fontaine","sequence":"first","affiliation":[{"name":"Université Paris-Saclay,CEA, LIST,Palaiseau,France,F-91120"}]},{"given":"Mohamed","family":"Benazouz","sequence":"additional","affiliation":[{"name":"Université Paris-Saclay,CEA, LIST,Palaiseau,France,F-91120"}]},{"given":"Lilia","family":"Zaourar","sequence":"additional","affiliation":[{"name":"Université Paris-Saclay,CEA, LIST,Palaiseau,France,F-91120"}]},{"given":"Roselyne","family":"Chotin","sequence":"additional","affiliation":[{"name":"Sorbonne Universite,CNRS, LIP6,Paris,France,F-75005"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-0303-9_16"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-2001-2_9"},{"key":"ref15","article-title":"Tsunami: An integrated timing-driven place and route research platform","author":"christophe","year":"2005","journal-title":"DATE"},{"journal-title":"Yosys Open SYnthesis Suite","year":"0","author":"wolf","key":"ref14"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17517-6_36"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/362342.362367"},{"key":"ref2","article-title":"Hardware trojans: Lessons learned after one decade of research","author":"xiao","year":"2016","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"journal-title":"The big hack How china used a tiny chip to infiltrate u s companies","year":"2018","author":"businessweek","key":"ref1"},{"journal-title":"TetraMAX ATPG User Guide","year":"2005","key":"ref17"},{"key":"ref16","article-title":"Special Session on ATPG (Also introducing’ A Neutral Netlist of 10 Combinational Benchmark Circuits')","author":"brglez","year":"1985","journal-title":"InInt Symp On Circuits and Systems"},{"key":"ref8","article-title":"Cas-lock: A security-corruptibility trade-off resilient logic locking scheme","author":"shakya","year":"2020","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref7","article-title":"On improving the security of logic locking","author":"yasin","year":"2015","journal-title":"Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/BF02760024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"}],"event":{"name":"2023 9th International Conference on Control, Decision and Information Technologies (CoDIT)","start":{"date-parts":[[2023,7,3]]},"location":"Rome, Italy","end":{"date-parts":[[2023,7,6]]}},"container-title":["2023 9th International Conference on Control, Decision and Information Technologies (CoDIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10284032\/10284045\/10284435.pdf?arnumber=10284435","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,13]],"date-time":"2023-11-13T19:03:31Z","timestamp":1699902211000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10284435\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/codit58514.2023.10284435","relation":{},"subject":[],"published":{"date-parts":[[2023,7,3]]}}}