{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T12:58:24Z","timestamp":1730206704826,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/cicc.2019.8780247","type":"proceedings-article","created":{"date-parts":[[2019,8,2]],"date-time":"2019-08-02T00:03:04Z","timestamp":1564704184000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["A 14-GHz Bang-Bang Digital PLL with sub-150fs Integrated Jitter for Wireline Applications in 7nm FinFET"],"prefix":"10.1109","author":[{"given":"Dirk","family":"Pfaff","sequence":"first","affiliation":[]},{"given":"Robert","family":"Abbott","sequence":"additional","affiliation":[]},{"given":"Xin-Jie","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Babak","family":"Zamanlooy","sequence":"additional","affiliation":[]},{"given":"Shahaboddin","family":"Moazzeni","sequence":"additional","affiliation":[]},{"given":"Raleigh","family":"Smith","sequence":"additional","affiliation":[]},{"given":"Chih-Chang","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Analysis and Design of Low-Jitter Digital Bang-Bang Phase-Looked Loops","volume":"61","author":"marucci","year":"2014","journal-title":"IEEE Trans Circuits Syst"},{"key":"ref3","first-page":"182","article-title":"A 164fsrms 9-to-18GHz Sampling Phase Detector Based PLL with In-Band Noise Suppression and Robust Freuqency Acqusition in 16nm FinFET","author":"raj","year":"2017","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref6","first-page":"428","article-title":"A 3.3GHz LC-Based Digitally Controlled Oscillator with 5kHz Frequency Resolution","author":"zhuang","year":"2007","journal-title":"A-SSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977324"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004867"},{"key":"ref2","first-page":"108","article-title":"A Fully Adaptive 19-to-56Gb\/s PAM-4 Wireline Transceiver with a Configurable ADC in 16nm FinFET","author":"upadhyaya","year":"2018","journal-title":"ISSCC"},{"year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310204"}],"event":{"name":"2019 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2019,4,14]]},"location":"Austin, TX, USA","end":{"date-parts":[[2019,4,17]]}},"container-title":["2019 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8767369\/8780115\/08780247.pdf?arnumber=8780247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:45:27Z","timestamp":1658155527000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8780247\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/cicc.2019.8780247","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}