{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:48:08Z","timestamp":1725716888199},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/cicc.2010.5617631","type":"proceedings-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T20:53:49Z","timestamp":1289422429000},"page":"1-4","source":"Crossref","is-referenced-by-count":15,"title":["Improving SRAM Vmin and yield by using variation-aware BTI stress"],"prefix":"10.1109","author":[{"given":"Jiajing","family":"Wang","sequence":"first","affiliation":[]},{"given":"Satyanand","family":"Nalam","sequence":"additional","affiliation":[]},{"family":"Zhenyu Qi","sequence":"additional","affiliation":[]},{"given":"Randy W.","family":"Mann","sequence":"additional","affiliation":[]},{"given":"Mircea","family":"Stan","sequence":"additional","affiliation":[]},{"given":"Benton H.","family":"Calhoun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"167","article-title":"Burn-in","author":"vollertsen","year":"1999","journal-title":"IEEE International Integrated Reliability Workshop Final Report"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref12","first-page":"400","article-title":"Statistical modeling for the minimum standby supply voltage of a full SRAM array","author":"wang","year":"2007","journal-title":"ESSCIRC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558911"},{"key":"ref14","first-page":"42","article-title":"Large-scale read\/write margin measurement in 45nm CMOS SRAM arrays","author":"guo","year":"2008","journal-title":"IEEE Symp on VLSI Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251228"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref5","first-page":"406","article-title":"A 1.6pj\/bit 96% stable chip-id generating circuit using process variations","author":"su","year":"0","journal-title":"ISSCC 2007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref7","first-page":"15","article-title":"An SRAM design in 65nm and 45nm technology nodes featuring read and write-assist circuits to expand operating voltage","author":"pilo","year":"2006","journal-title":"IEEE Symp on VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369930"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346778"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280733"}],"event":{"name":"2010 IEEE Custom Integrated Circuits Conference -CICC 2010","start":{"date-parts":[[2010,9,19]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,9,22]]}},"container-title":["IEEE Custom Integrated Circuits Conference 2010"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5605059\/5617377\/05617631.pdf?arnumber=5617631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:30:18Z","timestamp":1489883418000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5617631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/cicc.2010.5617631","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}