{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T05:10:09Z","timestamp":1725167409142},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/cicc.2009.5280859","type":"proceedings-article","created":{"date-parts":[[2009,10,12]],"date-time":"2009-10-12T19:41:30Z","timestamp":1255376490000},"source":"Crossref","is-referenced-by-count":106,"title":["Split capacitor DAC mismatch calibration in successive approximation ADC"],"prefix":"10.1109","author":[{"given":"Yanfei","family":"Chen","sequence":"first","affiliation":[]},{"given":"Xiaolei","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Hirotaka","family":"Tamura","sequence":"additional","affiliation":[]},{"given":"Masaya","family":"Kibune","sequence":"additional","affiliation":[]},{"given":"Yasumoto","family":"Tomita","sequence":"additional","affiliation":[]},{"given":"Takayuki","family":"Hamada","sequence":"additional","affiliation":[]},{"given":"Masato","family":"Yoshioka","sequence":"additional","affiliation":[]},{"given":"Kiyoshi","family":"Ishikawa","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Takayama","sequence":"additional","affiliation":[]},{"given":"Junji","family":"Ogawa","sequence":"additional","affiliation":[]},{"given":"Sanroku","family":"Tsukamoto","sequence":"additional","affiliation":[]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897157"},{"key":"2","first-page":"403","article-title":"Dualscalable 500 MS\/s, 5b time-interleaved SAR ADCs for UWB applications","author":"ginsburg","year":"2005","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332695"},{"key":"7","first-page":"238","article-title":"An 820?W 9b 40MS\/s Noise-Tolerant Dynamic - SAR ADC in 90nm Digital CMOS","author":"giannini","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"6","first-page":"2320","article-title":"A 90nm CMOS 1.2V 6b 1GS\/s two-step subranging ADC","author":"figueiredo","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","first-page":"246","article-title":"A 9.4-ENOB 1V 3.8?W 100kS\/s SAR ADC with Time-Domain Comparator","author":"agnes","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","author":"baker","year":"1998","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.2456"}],"event":{"name":"2009 IEEE Custom Integrated Circuits Conference (CICC)","location":"San Jose, CA, USA","start":{"date-parts":[[2009,9,13]]},"end":{"date-parts":[[2009,9,16]]}},"container-title":["2009 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5268172\/5280726\/05280859.pdf?arnumber=5280859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T03:06:38Z","timestamp":1489892798000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5280859\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2009.5280859","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}