{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:23:38Z","timestamp":1725452618061},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2004.1358816","type":"proceedings-article","created":{"date-parts":[[2004,11,30]],"date-time":"2004-11-30T19:56:05Z","timestamp":1101844565000},"page":"339-344","source":"Crossref","is-referenced-by-count":12,"title":["Reviews and future prospects of low-voltage embedded RAMs"],"prefix":"10.1109","author":[{"given":"L.","family":"Itoh","sequence":"first","affiliation":[]},{"given":"K.","family":"Osada","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kawahara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"302","article-title":"16.7fA\/cell Tunnel-Leakage-Suppressed 16Mb SRAM for Handling Cosmic-Ray-Induced Multi-Errors","author":"osada","year":"0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332667"},{"key":"ref12","first-page":"44","article-title":"A 4Mb 0.18?m 1T1MTJ Toggle MRAM Memory","author":"nahas","year":"0"},{"key":"ref13","first-page":"40","article-title":"A 0.18?m 3.0V 64Mb Non-Volatile Phase-Transition Random-Access Memory(PRAM)","author":"cho","year":"0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1992.229287"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.245594"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.245593"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.303713"},{"key":"ref18","first-page":"168","article-title":"Universal-Vdd 0.65–2.0V 32 kB Cache using Voltage-Adapted Timing-Generation Scheme and a Lithographical-Symmetric Cell","author":"osada","year":"0"},{"key":"ref4","first-page":"494","article-title":"A 300 MHz 25?A\/Mb Leakage On-Chip SRAM Module Featuring Process-Variation Immunity and Low-Leakage-Active Mode for Mobile-Phone Application Processor","author":"yamaoka","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332731"},{"key":"ref6","first-page":"202","article-title":"A 312MHz 16Mb Random-Cycle Embedded DRAM Macro with 73 ?W Power-Down Mode for Mobile Applications","author":"morishita","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332663"},{"key":"ref8","first-page":"247","article-title":"A 90 nm Low Power 32K-Byte Embedded SRAM with Gate Leakage Suppression Circuit for Mobile Applications","author":"nii","year":"2003","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346590"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0525"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","author":"itoh","year":"2001","journal-title":"VLSI Memory Chip Design"},{"key":"ref9","first-page":"264","article-title":"Suppression of Stand-by Tunnel Current in Ultra-Thin Gate Oxide MOSFETs by Dual Oxide Thickness MTCMOS (DOT-MTCMOS)","author":"inukai","year":"1999","journal-title":"Ext Abst 1999 Int Conf on SSDM"}],"event":{"name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference","acronym":"CICC-04","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9389\/29800\/01358816.pdf?arnumber=1358816","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T12:33:33Z","timestamp":1497616413000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1358816\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/cicc.2004.1358816","relation":{},"subject":[]}}