{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T21:48:55Z","timestamp":1725745735228},"reference-count":47,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/cgo.2011.5764684","type":"proceedings-article","created":{"date-parts":[[2011,5,9]],"date-time":"2011-05-09T20:40:43Z","timestamp":1304973643000},"page":"161-170","source":"Crossref","is-referenced-by-count":10,"title":["On-chip cache hierarchy-aware tile scheduling for multicore machines"],"prefix":"10.1109","author":[{"given":"Jun","family":"Liu","sequence":"first","affiliation":[]},{"given":"Yuanrui","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Ding","sequence":"additional","affiliation":[]},{"given":"Mahmut","family":"Kandemir","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-57502-2_63"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088169"},{"year":"0","key":"ref33","article-title":"A polyhedral automatic parallelizer and locality optimizer for multicores"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375595"},{"key":"ref31","doi-asserted-by":"crossref","DOI":"10.1145\/379539.379586","article-title":"Blocking and array contraction across arbitrarily nested loops using affine partitioning","author":"lim","year":"2001","journal-title":"Proc of PPoPP"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.21"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/PMMP.1993.315548"},{"key":"ref36","doi-asserted-by":"crossref","DOI":"10.1145\/1229428.1229477","article-title":"Compilation for explicitly managed memory hierarchies","author":"knight","year":"2007","journal-title":"Proc of PPoPP"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806605"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669176"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/263699.263719"},{"article-title":"Theory of linear and integer programming","year":"1986","author":"schrijver","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2000.1639"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/A:1018734612524"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/76263.76337"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1145\/113446.113449","article-title":"A data locality optimizing algorithm","author":"wolf","year":"1991","journal-title":"SIGPLAN Not"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/305619.305641"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301668"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-444-88712-2.50017-2"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1145\/1504176.1504209","article-title":"Compiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors","author":"baskaran","year":"2009","journal-title":"Proc of PPoPP"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69501-1_23"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2000.842294"},{"year":"0","key":"ref4","article-title":"Amd magny-cours processors"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207162"},{"year":"0","key":"ref3","article-title":"IBM Power7 - smarter systems for a smarter planet"},{"key":"ref6","article-title":"Affine transformations for communication minimal parallelization and locality optimization of arbitrarily-nested loop sequences","author":"bondhugula","year":"2007","journal-title":"Technical Report"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542301"},{"article-title":"Handbook for automatic computation ii, linear algebra","year":"1971","author":"golub","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPDC.2003.1267639"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305197"},{"year":"0","key":"ref2","article-title":"Teraflops research chip"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78791-4_9"},{"year":"0","key":"ref1","article-title":"Single-chip cloud computer"},{"year":"0","key":"ref46","article-title":"Chunky analyzer for dependencies in loops"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/73560.73588"},{"key":"ref45","article-title":"Extracting polyhedral representation from high level languages","author":"bastoul","year":"2008","journal-title":"Technical Report LRI"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1534530.1534551"},{"year":"0","key":"ref47","article-title":"Hardware-based performance monitoring interface for linux"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1016\/0743-7315(92)90027-K","article-title":"Tiling multidimensional iteration spaces for multicomputers","author":"ramanujam","year":"1992","journal-title":"J Parallel and Distributed Computing"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/s004530010013"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-72521-3_3"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-006-1231-0"},{"key":"ref23","article-title":"Hierarchically tiled arrays for parallelism and locality","author":"guo","year":"2006","journal-title":"Proc of IPDPS"},{"year":"0","key":"ref44","article-title":"The chunky loop generator"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639377"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342537"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1145\/258915.258946","article-title":"Data-centric multi-level blocking","author":"kodukula","year":"1997","journal-title":"Proc of PLDI"}],"event":{"name":"2011 9th Annual IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)","start":{"date-parts":[[2011,4,2]]},"location":"Chamonix, France","end":{"date-parts":[[2011,4,6]]}},"container-title":["International Symposium on Code Generation and Optimization (CGO 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5755493\/5764641\/05764684.pdf?arnumber=5764684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,6]],"date-time":"2024-04-06T16:39:54Z","timestamp":1712421594000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5764684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/cgo.2011.5764684","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}