{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:45:35Z","timestamp":1729673135488,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cgo.2005.13","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T18:26:51Z","timestamp":1112293611000},"page":"179-190","source":"Crossref","is-referenced-by-count":36,"title":["Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache"],"prefix":"10.1109","author":[{"given":"R.A.","family":"Ravindran","sequence":"first","affiliation":[]},{"given":"P.D.","family":"Nagarkar","sequence":"additional","affiliation":[]},{"given":"G.S.","family":"Dasika","sequence":"additional","affiliation":[]},{"given":"E.D.","family":"Marsman","sequence":"additional","affiliation":[]},{"given":"R.M.","family":"Senger","sequence":"additional","affiliation":[]},{"given":"S.A.","family":"Mahlke","sequence":"additional","affiliation":[]},{"given":"R.B.","family":"Brown","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Low-cost embedded program loop caching -Revisited","volume":"cse tr 411 99","author":"lee","year":"0","journal-title":"Technical Report"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/MICRO.1997.645809"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1145\/143095.143136"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/L-CA.2002.4"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/TVLSI.2003.821550"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/TC.1981.1675827"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/MICRO.1997.645824"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/LPE.1996.542723"},{"year":"0","author":"elder","journal-title":"Dinero IV Trace-Driven Uniprocessor Cache Simulator","key":"12"},{"key":"21","doi-asserted-by":"crossref","first-page":"516","DOI":"10.1145\/277044.277185","article-title":"Code compression for embedded systems","author":"lekatsas","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"20","article-title":"Instruction fetch energy reduction using loop caches for embedded applications with small tight loops","author":"lee","year":"1999","journal-title":"Intl Symp on Low Power Electronics and Design"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1007\/978-1-4615-5107-2"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/DAC.2003.1219062"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1109\/DATE.2002.998306"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1145\/581199.581247"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1145\/268424.268469"},{"year":"0","journal-title":"An infrastructure for research in ILP","key":"27"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1145\/951746.951747"},{"key":"29","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-46423-9_11","article-title":"Techniques for effectively exploiting a zero overhead loop buffer","author":"uh","year":"2000","journal-title":"Proc of Compiler Construction"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/378795.378854"},{"year":"2004","journal-title":"Am41PDS3228D SRAM","key":"2"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1145\/581199.581204"},{"year":"1985","author":"aho","journal-title":"Compilers Principles Techniques and Tools","key":"1"},{"doi-asserted-by":"publisher","key":"30","DOI":"10.1109\/ASPDAC.2004.1337708"},{"key":"7","first-page":"24","article-title":"Register allocation via graph coloring","volume":"tr92 183","author":"briggs","year":"1992","journal-title":"Technical Report"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/GLSV.1997.580414"},{"doi-asserted-by":"publisher","key":"32","DOI":"10.1109\/4.509850"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ICCD.1999.808570"},{"doi-asserted-by":"publisher","key":"31","DOI":"10.1145\/1016720.1016748"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/CODES.2002.1003604"},{"key":"9","article-title":"Trace selection for compiling large C application programs to microcode","author":"chang","year":"1988","journal-title":"Proc 34th Int l Symposium Microarchitecture"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/800230.806984"}],"event":{"name":"International Symposium on Code Generation and Optimization","location":"San Jose, CA, USA"},"container-title":["International Symposium on Code Generation and Optimization"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9631\/30441\/01402087.pdf?arnumber=1402087","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,8]],"date-time":"2019-02-08T05:08:45Z","timestamp":1549602525000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1402087\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/cgo.2005.13","relation":{},"subject":[]}}