{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:54:14Z","timestamp":1725674054869},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/candar.2014.49","type":"proceedings-article","created":{"date-parts":[[2015,3,3]],"date-time":"2015-03-03T15:09:42Z","timestamp":1425395382000},"page":"426-432","source":"Crossref","is-referenced-by-count":2,"title":["Hinting for Auto-Memoization Processor Based on Static Binary Analysis"],"prefix":"10.1109","author":[{"given":"Takanori","family":"Tsumura","sequence":"first","affiliation":[]},{"given":"Yuuki","family":"Shibata","sequence":"additional","affiliation":[]},{"given":"Kazutaka","family":"Kamimura","sequence":"additional","affiliation":[]},{"given":"Tomoaki","family":"Tsumura","sequence":"additional","affiliation":[]},{"given":"Yasuhiko","family":"Nakashima","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"1992","author":"norvig","journal-title":"Paradigms of Artificial Intelligence Programming","key":"ref4"},{"key":"ref3","first-page":"49","article-title":"A speed-up technique for an auto-mernoization processor by reusing partial results of instruction regions","author":"kamimura","year":"2012","journal-title":"Proc 3rd Int'l Conf on Networking and Computing (ICNC'12)"},{"year":"2000","journal-title":"Proc 2000 Int'l Conf on Parallel Architectures and Compilation Techniques (PACT'00)","first-page":"100","article-title":"Exploring sub-block value reuse for superscalar processors","key":"ref6"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1109\/HPCA.1999.744342","article-title":"Exploiting basic block value locality with block reuse","author":"huang","year":"1999","journal-title":"Proc Int Symp High-Perform Comput Archit (HPCA-5)"},{"year":"1998","journal-title":"SPARC64-III User's Guide HAL Computer Systems\/Fujitsu","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/378993.379243"},{"key":"ref2","first-page":"245","article-title":"Design and evaluation of an auto-memoization processor","author":"tsumura","year":"2007","journal-title":"Proc Parallel and Distributed Computing and Networks"},{"year":"2003","journal-title":"Feature Sheet MOSAID Class-IC DC18288","key":"ref9"},{"year":"2007","journal-title":"The ARM Cortex-A9 Processors","key":"ref1"}],"event":{"name":"2014 Second International Symposium on Computing and Networking (CANDAR)","start":{"date-parts":[[2014,12,10]]},"location":"Shizuoka, Japan","end":{"date-parts":[[2014,12,12]]}},"container-title":["2014 Second International Symposium on Computing and Networking"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7051717\/7051844\/07052221.pdf?arnumber=7052221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,21]],"date-time":"2019-08-21T11:42:49Z","timestamp":1566387769000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7052221\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/candar.2014.49","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}