{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:37:31Z","timestamp":1742632651501},"reference-count":22,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/bmas.2000.888373","type":"proceedings-article","created":{"date-parts":[[2002,11,8]],"date-time":"2002-11-08T01:32:49Z","timestamp":1036719169000},"page":"109-116","source":"Crossref","is-referenced-by-count":1,"title":["Towards a specification notation for high-level synthesis of mixed-signal and analog systems"],"prefix":"10.1109","author":[{"given":"A.","family":"Doboli","sequence":"first","affiliation":[]},{"given":"R.","family":"Vemuri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Programming Language Concepts","year":"1987","author":"ghezzi","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3962-9"},{"journal-title":"Analog MOS Integrated Circuits for Signal Processing","year":"1986","author":"gregorian","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/81.296332"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1985.1164636"},{"journal-title":"Symbolic and Knowledge-Based Signal Processing","year":"1992","author":"kopec","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/29.46557"},{"journal-title":"Modern Control Engineering","year":"1990","author":"ogata","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655938"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239361"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307518"},{"journal-title":"IEEE Standard VHDL Language Reference Manual (Integrated With VHDL-AMS Changes)","year":"0","key":"ref3"},{"journal-title":"Specification and design-space exploration for high-level synthesis of analog and mixed-signal systems","year":"2000","author":"doboli","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782234"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8630-6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856026"},{"journal-title":"Verilog-A Language Reference Manual Analog Extensions to Verilog HDL","year":"1996","key":"ref2"},{"journal-title":"IEEE Standard VHDL Language Reference Manual (Integrated With VHDL-AMS Changes)","year":"0","key":"ref1"},{"journal-title":"Design With Operational Amplifiers and Analog Integrated Circuits","year":"1998","author":"franco","key":"ref9"},{"journal-title":"Analog Digital ASIC Design","year":"1989","author":"trontelj","key":"ref20"},{"journal-title":"Linear System Theory","year":"1963","author":"zadeh","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569839"}],"event":{"name":"2000 IEEE\/ACM International Workshop on Behavioral Modeling and Simulation","acronym":"BMAS-00","location":"Orlando, FL, USA"},"container-title":["Proceedings 2000 IEEE\/ACM International Workshop on Behavioral Modeling and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7127\/19208\/00888373.pdf?arnumber=888373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T22:32:20Z","timestamp":1489185140000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/888373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/bmas.2000.888373","relation":{},"subject":[]}}