{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:05:57Z","timestamp":1725624357942},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/ats56056.2022.00032","type":"proceedings-article","created":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T19:58:22Z","timestamp":1671479902000},"page":"114-119","source":"Crossref","is-referenced-by-count":0,"title":["Selecting Path Delay Faults Through the Largest Subcircuits of Uncovered Lines"],"prefix":"10.1109","author":[{"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[{"name":"Purdue University West Lafayette,School of Electrical and Computer Engineering,West Lafayette,IN,U.S.A.,47907"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011913"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031865"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176507"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233015"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548901"},{"key":"ref15","first-page":"1","article-title":"Path Selection Based on Static Timing Analysis Considering Input Necessary Assignments","author":"yao","year":"2013","journal-title":"Proc VLSI Test Symp"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2237946"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2491477.2491488"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2218136"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.55"},{"key":"ref4","first-page":"376","article-title":"Se-lection of Potentially Testable Path Delay Faults for Test Generation","author":"murakami","year":"2000","journal-title":"Proc Intl Test Conf"},{"key":"ref3","first-page":"44","article-title":"Advanced Automatic Test Pattern Generation Techniques for Path Delay Faults","author":"schultz","year":"1989","journal-title":"Proc Intl Symp on Fault-tolerant Computing"},{"key":"ref6","first-page":"1","article-title":"On Generating High Quality Tests for Transition Faults","author":"shao","year":"2002","journal-title":"Proc Asian Test Symp"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966683"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386957"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024648227669"},{"key":"ref2","first-page":"56","article-title":"On Path Selection in Combinational Logic Circuits","author":"li","year":"1989","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"ref1","first-page":"342","article-title":"Model for Delay Faults Based Upon Paths","author":"smith","year":"1985","journal-title":"Proc Intl Test Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909796"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278172"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2670147"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474365"},{"journal-title":"Proc Intl Test Conf","article-title":"POSTT: Path-Oriented Static Test Compaction for Tran-sition Faults in Scan Circuits","year":"2017","author":"pomeranz","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325255"}],"event":{"name":"2022 IEEE 31st Asian Test Symposium (ATS)","start":{"date-parts":[[2022,11,21]]},"location":"Taichung City, Taiwan","end":{"date-parts":[[2022,11,24]]}},"container-title":["2022 IEEE 31st Asian Test Symposium (ATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9978942\/9978943\/09979037.pdf?arnumber=9979037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T19:29:14Z","timestamp":1673897354000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9979037\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/ats56056.2022.00032","relation":{},"subject":[],"published":{"date-parts":[[2022,11]]}}}