{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:23:45Z","timestamp":1725553425595},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/ats.2012.60","type":"proceedings-article","created":{"date-parts":[[2013,1,7]],"date-time":"2013-01-07T19:08:46Z","timestamp":1357585726000},"page":"227-232","source":"Crossref","is-referenced-by-count":0,"title":["PowerMAX: Fast Power Analysis during Test"],"prefix":"10.1109","author":[{"given":"Wei","family":"Zhao","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Tehranipoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"3"},{"year":"0","key":"2"},{"journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability (Systems on Silicon)","year":"2009","author":"wang","key":"1"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.58"}],"event":{"name":"2012 21st Asian Test Symposium (ATS)","start":{"date-parts":[[2012,11,19]]},"location":"Niigata, Japan","end":{"date-parts":[[2012,11,22]]}},"container-title":["2012 IEEE 21st Asian Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6392591\/6394156\/06394205.pdf?arnumber=6394205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T16:56:58Z","timestamp":1490201818000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6394205\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/ats.2012.60","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}