{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T11:03:19Z","timestamp":1730199799544,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/ats.2010.44","type":"proceedings-article","created":{"date-parts":[[2011,1,17]],"date-time":"2011-01-17T16:12:41Z","timestamp":1295280761000},"page":"206-211","source":"Crossref","is-referenced-by-count":3,"title":["Bipartite Full Scan Design: A DFT Method for Asynchronous Circuits"],"prefix":"10.1109","author":[{"given":"Hiroshi","family":"Iwata","sequence":"first","affiliation":[]},{"given":"Satoshi","family":"Ohtake","sequence":"additional","affiliation":[]},{"given":"Michiko","family":"Inoue","sequence":"additional","affiliation":[]},{"given":"Hideo","family":"Fujiwara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A systematic scan insertion technique for asynchronous on-chip interconnects","author":"ohtake","year":"2008","journal-title":"Digest of papers of Workshop on Low Power Design Impact on Test and Reliability (LPonTR)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.862722"},{"key":"ref10","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"80","author":"cortadella","year":"1997","journal-title":"IEICE Trans Inf & Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.5"},{"journal-title":"Principles of Asynchronous Circuit Design - A System Perspective","year":"2002","author":"sparso","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024687809014"},{"key":"ref8","first-page":"63","article-title":"A variation of lssd and its implications on design and test pattern generation in VLSI","author":"dasgupta","year":"1982","journal-title":"Proc of Test Conf"},{"key":"ref7","first-page":"193","article-title":"Testing delay faults in asynchronous handshake circuits","author":"shi","year":"2006","journal-title":"Proc of 2006 IEEEIACM international conference on Computer-aided design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(95)00012-5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544389"},{"year":"2007","key":"ref1","article-title":"International technology roadmap for semiconductors 2007 edition: Design"}],"event":{"name":"2010 19th Asian Test Symposium (ATS)","start":{"date-parts":[[2010,12,1]]},"location":"Shanghai, China","end":{"date-parts":[[2010,12,4]]}},"container-title":["2010 19th IEEE Asian Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5689827\/5692210\/05692248.pdf?arnumber=5692248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T01:44:23Z","timestamp":1490060663000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5692248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ats.2010.44","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}