{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:49:43Z","timestamp":1725396583694},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ats.1997.643925","type":"proceedings-article","created":{"date-parts":[[2002,11,23]],"date-time":"2002-11-23T02:10:55Z","timestamp":1038017455000},"page":"82-87","source":"Crossref","is-referenced-by-count":1,"title":["Design and implementation of strongly code disjoint CMOS built-in intermediate voltage sensor for totally self-checking circuits"],"prefix":"10.1109","author":[{"given":"J.C.W.","family":"Pang","sequence":"first","affiliation":[]},{"given":"M.W.T.","family":"Wong","sequence":"additional","affiliation":[]},{"given":"Y.S.","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Principles of CMOS VLSI Design A Systems Perspective","year":"1993","author":"weste","key":"ref10"},{"key":"ref11","first-page":"475","article-title":"Extraction and simulation of realistic CMOS faults using inductive fault analysis","author":"shen","year":"1988","journal-title":"Proc Int Test Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529879"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02106.x"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676825"},{"key":"ref15","first-page":"50","article-title":"On testability of CMOS-domino logic","author":"oklobdzija","year":"1984","journal-title":"Proc Int Symp Fault-Tolerant Comput"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/BF00136315"},{"year":"0","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223705"},{"journal-title":"Iddq Testing for CMOS VLSI","year":"1995","author":"rajsuman","key":"ref3"},{"journal-title":"Fault Tolerant and Fault Testable Hardware Design","year":"1985","author":"lala","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.2217"},{"key":"ref8","first-page":"22","article-title":"Design of NMOS strongly fault-secure circuits using unidirectional error detecting codes","author":"nicolaidis","year":"1986","journal-title":"Proc 16 IEEE Int'l Symp on Fault-Tolerant Comp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.21840"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675614"},{"key":"ref1","first-page":"25","article-title":"A new fault modelling and testing technique for CMOS devices","author":"malaiya","year":"1982","journal-title":"Proc Int Test Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470369"}],"event":{"name":"Sixth Asian Test Symposium (ATS'97)","acronym":"ATS-97","location":"Akita, Japan"},"container-title":["Proceedings Sixth Asian Test Symposium (ATS'97)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/5068\/13856\/00643925.pdf?arnumber=643925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T23:54:08Z","timestamp":1489103648000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/643925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ats.1997.643925","relation":{},"subject":[]}}