{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:58:56Z","timestamp":1730199536224,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,3]]},"DOI":"10.1109\/async.2007.18","type":"proceedings-article","created":{"date-parts":[[2007,4,2]],"date-time":"2007-04-02T16:44:51Z","timestamp":1175532291000},"page":"73-82","source":"Crossref","is-referenced-by-count":17,"title":["Formal Verification of CHP Specifications with CADP Illustration on an Asynchronous Network-on-Chip"],"prefix":"10.1109","author":[{"given":"Gwen","family":"Salaun","sequence":"first","affiliation":[]},{"given":"Wendelin","family":"Serwe","sequence":"additional","affiliation":[]},{"given":"Yvain","family":"Thonnart","sequence":"additional","affiliation":[]},{"given":"Pascal","family":"Vivet","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Pipelined Asynchronous Circuits","year":"1995","author":"lines","key":"19"},{"key":"17","first-page":"21","article-title":"Verification and implementation of delay-insensitive processes in restrictive environments","volume":"70","author":"kapoor","year":"2006","journal-title":"Fundamenta Informaticae"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370339"},{"journal-title":"International Standard 8807 International Organization for Standardization - Information Processing Systems - Open Systems Interconnection","year":"1989","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1016\/j.ipl.2003.12.007"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-35533-7_17"},{"journal-title":"Communicating Sequential Processes","year":"1985","author":"hoare","key":"14"},{"key":"11","first-page":"9","article-title":"Compiler construction using LOTOS NT","author":"garavel","year":"2002","journal-title":"Proc of CC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2009.5185377"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(85)90078-X"},{"key":"20","first-page":"272","article-title":"Slack elasticity in concurrent computing","author":"manohar","year":"1998","journal-title":"Proc of MPC"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660034"},{"journal-title":"Communication and Concurrency","year":"1989","author":"milner","key":"23"},{"journal-title":"National Institute of Standards and Technology","article-title":"Federal information processing standards fips pub 46-3","year":"1999","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76950"},{"journal-title":"Haste Manual Version 3 0","year":"2006","author":"peeters","key":"26"},{"key":"27","article-title":"Spin as a hardware design tool","author":"rahardjo","year":"1995","journal-title":"Proc of SPIN"},{"journal-title":"TAST Compiler and TAST CHP Language Version 0 6","year":"2005","author":"renaudin","key":"28"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1007\/11589976_17"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1016\/0169-7552(87)90085-7"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.16"},{"key":"10","first-page":"377","article-title":"SVL: A scripting language for compositional verification","author":"garavel","year":"2001","journal-title":"Proc of FORTE"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660032"},{"journal-title":"The verification of asynchronous circuits using CCS","year":"1997","author":"clark","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"32","article-title":"LOTOS\/CADP-based verification of asynchronous circuits","author":"yoeli","year":"2001","journal-title":"Computer Science Department"},{"key":"5","first-page":"86","article-title":"Validation of asynchronous circuit specifications using IF\/CADP","volume":"11","author":"borrione","year":"2003","journal-title":"Proc VLSI-SOC"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.16"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-6423(02)00094-1"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/45.1.12"},{"key":"8","first-page":"51","article-title":"Faust : On-chip distributed architecture for a 4G baseband modem SoC","author":"durand","year":"2005","journal-title":"Proc Design Reuse IP-SoC Conf"}],"event":{"name":"13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07)","start":{"date-parts":[[2007,3,12]]},"location":"Berkeley, CA, USA","end":{"date-parts":[[2007,3,14]]}},"container-title":["13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4137015\/4137016\/04137034.pdf?arnumber=4137034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T18:32:25Z","timestamp":1489602745000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4137034\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/async.2007.18","relation":{},"ISSN":["1522-8681"],"issn-type":[{"type":"print","value":"1522-8681"}],"subject":[],"published":{"date-parts":[[2007,3]]}}}