{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:44:30Z","timestamp":1730198670462,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.1994.331816","type":"proceedings-article","created":{"date-parts":[[2002,12,17]],"date-time":"2002-12-17T14:36:54Z","timestamp":1040135814000},"page":"57-68","source":"Crossref","is-referenced-by-count":2,"title":["Distributed control synthesis for data-dependent iterative algorithms"],"prefix":"10.1109","author":[{"family":"Bongjin Jung","sequence":"first","affiliation":[]},{"family":"Yongjin Jeong","sequence":"additional","affiliation":[]},{"given":"W.P.","family":"Burleson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"A VLSI Array Architecture for Lempel-Ziv-Based Data Compression","author":"jung","year":"1994","journal-title":"Proc of Int Symp on Circuits and Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(05)80022-7"},{"key":"ref12","first-page":"245","article-title":"Systolic Arrays for VLSI","author":"kung","year":"1978","journal-title":"Sparse Matrix Proceedings"},{"journal-title":"VLSI Array Processors","year":"1988","author":"kung","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1993.319135"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808184"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/BF01558666"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/71.139208"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1992.218585"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1993.404478"},{"key":"ref3","first-page":"448","article-title":"Unifying VLSI array Designs with Geometric Transformation","author":"cappello","year":"1983","journal-title":"Proc Int Conf on Parallel Processing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/82.219839"},{"key":"ref5","article-title":"Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays","volume":"c 35","author":"fortes","year":"1986","journal-title":"IEEE Transactions on Computers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1993.397173"},{"journal-title":"Proc High-Level Synth Workshop","year":"1993","key":"ref7"},{"journal-title":"Systematic design of regular VLSI processor arrays","year":"1990","author":"bu","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1993.397174"},{"journal-title":"Structured High-Level Description Language for VLSI Array Design","year":"1993","author":"jung","key":"ref9"}],"event":{"name":"IEEE International Conference on Application Specific Array Processors (ASSAP'94)","acronym":"ASAP-94","location":"San Francisco, CA, USA"},"container-title":["Proceedings of IEEE International Conference on Application Specific Array Processors (ASSAP'94)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx2\/1001\/7844\/00331816.pdf?arnumber=331816","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T02:01:08Z","timestamp":1489024868000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/331816\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/asap.1994.331816","relation":{},"subject":[]}}