{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:00:11Z","timestamp":1725393611008},"reference-count":26,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.1994.331783","type":"proceedings-article","created":{"date-parts":[[2002,12,17]],"date-time":"2002-12-17T09:36:54Z","timestamp":1040117814000},"page":"427-438","source":"Crossref","is-referenced-by-count":17,"title":["Loop transformation methodology for fixed-rate video, image and telecom processing applications"],"prefix":"10.1109","author":[{"given":"F.","family":"Catthoor","sequence":"first","affiliation":[]},{"given":"W.","family":"Geurts","sequence":"additional","affiliation":[]},{"given":"H.","family":"De Man","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"VLSI Signal Processing V","first-page":"397","year":"1992","key":"ref25b"},{"key":"ref25a","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1992.641071"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76916"},{"key":"ref11","first-page":"1057","article-title":"DSP specification using the Silage language","author":"hilfinger","year":"1990","journal-title":"Proc Int Conf on Acoustics Speech and Signal Processing"},{"key":"ref12","first-page":"330","author":"lee","year":"1989","journal-title":"VLSI Signal Processing III"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref14","first-page":"210","article-title":"State synthesis arid connectivity binding for microarchitecture compilation","author":"pangrle","year":"1986","journal-title":"Proc IEEE Int Conf Comp Aided Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/5.48830"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.73588"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279356"},{"journal-title":"Algorithms and Parallel VLSI Architectures II","year":"1992","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.230492"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227849"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1992.641065"},{"key":"ref6","first-page":"382","article-title":"Loop winding - a data flow graph approach to functional pipelining","author":"girczyc","year":"1987","journal-title":"Proc IEEE Int Symp on Circuits and Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386417"},{"journal-title":"Matrix Computations Second Edition","year":"1989","author":"golub","key":"ref8"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"826","DOI":"10.1145\/74382.74384","article-title":"loop optimization in register-transfer scheduling for dsp-systems","author":"goossens","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref2","first-page":"90","article-title":"Realizability of flow graphs on synchronous multiprocessors","author":"fettweis","year":"1976","journal-title":"Arch Elek Ubertragung"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISHLS.1994.302328"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/29.103069"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/321479.321485"},{"journal-title":"\"High-Level Synthesis of VLSI Designs for Scientific Programs \"","year":"1993","author":"rim","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1084972"},{"journal-title":"Introduction to Discrete-Time Signal Processing","year":"1989","author":"van den enden","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1985.1168234"}],"event":{"name":"IEEE International Conference on Application Specific Array Processors (ASSAP'94)","acronym":"ASAP-94","location":"San Francisco, CA, USA"},"container-title":["Proceedings of IEEE International Conference on Application Specific Array Processors (ASSAP'94)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx2\/1001\/7844\/00331783.pdf?arnumber=331783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T12:26:46Z","timestamp":1497529606000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/331783\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/asap.1994.331783","relation":{},"subject":[]}}