{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:36:45Z","timestamp":1725784605274},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,6]]},"DOI":"10.1109\/arith.2007.26","type":"proceedings-article","created":{"date-parts":[[2007,7,23]],"date-time":"2007-07-23T16:36:40Z","timestamp":1185208600000},"page":"77-86","source":"Crossref","is-referenced-by-count":21,"title":["P6 Binary Floating-Point Unit"],"prefix":"10.1109","author":[{"given":"Son Dao","family":"Trong","sequence":"first","affiliation":[]},{"given":"Martin","family":"Schmookler","sequence":"additional","affiliation":[]},{"given":"Eric. M.","family":"Schwarz","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Kroener","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696229"},{"key":"15","first-page":"129","author":"markstein","year":"2000","journal-title":"IA-64 and Elementary Functions Speed and Precision"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762835"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.341.0059"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762836"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930098"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.45"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2127330"},{"journal-title":"ANSI\/IEEE Std 754-Revision","article-title":"IEEE standard for floating-point arithmetic","year":"2006","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762823"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.341.0071"},{"key":"7","article-title":"A 5GHz+ 128-bit Binary Floating-Point Adder for the Power6 Processor","author":"yu","year":"2006","journal-title":"Proc of ESSCIRC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-34047-0_8"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.118"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207662"},{"article-title":"Method and apparatus for multiplying denomalised binary floating point","year":"0","author":"williams","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207664"}],"event":{"name":"18th IEEE Symposium on Computer Arithmetic (ARITH '07)","start":{"date-parts":[[2007,6,25]]},"location":"Montpellier, France","end":{"date-parts":[[2007,6,27]]}},"container-title":["18th IEEE Symposium on Computer Arithmetic (ARITH '07)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4272835\/4272836\/04272853.pdf?arnumber=4272853","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T18:44:00Z","timestamp":1489689840000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4272853\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/arith.2007.26","relation":{},"ISSN":["1063-6889"],"issn-type":[{"type":"print","value":"1063-6889"}],"subject":[],"published":{"date-parts":[[2007,6]]}}}