{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:18:02Z","timestamp":1729671482259,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/arith.2005.19","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"107-113","source":"Crossref","is-referenced-by-count":20,"title":["Efficient Mapping of Addition Recurrence Algorithms in CMOS"],"prefix":"10.1109","author":[{"given":"B.R.","family":"Zeydel","sequence":"first","affiliation":[]},{"given":"T.T.J.H.","family":"Kluter","sequence":"additional","affiliation":[]},{"given":"V.G.","family":"Oklobdzija","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/322217.322232"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ARITH.1999.762825"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TEC.1960.5219822"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/IRETELC.1962.5407919"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ARITH.2003.1207688"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TVLSI.2005.848819"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISSCC.1996.488718"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/12.2261"},{"key":"ref6","first-page":"126","article-title":"A 4GHz 130nm Address Generation Unit with 32-bit Sparse-tree Adder Core","author":"mathew","year":"0","journal-title":"2002 Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/VLSIC.2000.852887","article-title":"470ps 64-Bit Parallel Binary Adder","author":"park","year":"0","journal-title":"2000 Symp VLSI Circuits Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ARITH.1987.6158699"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TC.1973.5009159"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1147\/rd.252.0156"},{"key":"ref1","first-page":"3","article-title":"A Logic for High-Speed Addition","volume":"591","author":"weinberger","year":"1958","journal-title":"Nat Bur Stand Circ"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TC.1982.1675982"}],"event":{"name":"17th IEEE Symposium on Computer Arithmetic (ARITH'05)","location":"Cape Cod, MA, USA"},"container-title":["17th IEEE Symposium on Computer Arithmetic (ARITH'05)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9902\/31474\/01467629.pdf?arnumber=1467629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:35:50Z","timestamp":1497634550000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1467629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/arith.2005.19","relation":{},"subject":[]}}