{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:19:53Z","timestamp":1729653593334,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/arith.1991.145534","type":"proceedings-article","created":{"date-parts":[[2002,12,9]],"date-time":"2002-12-09T15:26:23Z","timestamp":1039447583000},"page":"58-63","source":"Crossref","is-referenced-by-count":13,"title":["Arithmetic for digital neural networks"],"prefix":"10.1109","author":[{"given":"D.","family":"Zhang","sequence":"first","affiliation":[]},{"given":"G.A.","family":"Jullien","sequence":"additional","affiliation":[]},{"given":"W.C.","family":"Miller","sequence":"additional","affiliation":[]},{"given":"E.","family":"Swartzlander","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223639"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223717"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1674948"},{"key":"ref13","article-title":"Switching Tree Structures for VLSI Implementations","author":"zhang","year":"1990","journal-title":"IEEE Transactions on Computers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/T-AIEE.1938.5057767"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"ref16","first-page":"349","article-title":"Some Schemes for Parallel Multipliers","volume":"34","author":"dadda","year":"1965","journal-title":"Alta Frequenza"},{"key":"ref17","first-page":"574","article-title":"On Parallel Digital Multipliers","volume":"45","author":"dadda","year":"1976","journal-title":"Alta Frequenza"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1117\/12.964019","article-title":"Performance Limits of Optical, Electro-Optical, and Electronic Neurocomputers","volume":"634","author":"nielsen","year":"1986","journal-title":"Proceedings of the SPIE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(89)90063-4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.36247"},{"key":"ref5","first-page":"351","article-title":"A CMOS Implementation of a Neural Network Model","author":"graf","year":"1987","journal-title":"Proc Stanford Conf Advanced Research in VLSI"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FUZZY.1994.343683"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/2.30"},{"key":"ref2","article-title":"Special Issues on Neural Networks, I and II","volume":"78","year":"1988","journal-title":"Proceedings of the IEEE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-83740-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1991.689117"}],"event":{"name":"10th IEEE Symposium on Computer Arithmetic","location":"Grenoble, France"},"container-title":["[1991] Proceedings 10th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx2\/488\/3902\/00145534.pdf?arnumber=145534","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T11:38:53Z","timestamp":1497526733000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/145534\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/arith.1991.145534","relation":{},"subject":[]}}