{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:28:36Z","timestamp":1725794916290},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,12,8]],"date-time":"2020-12-08T00:00:00Z","timestamp":1607385600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,8]],"date-time":"2020-12-08T00:00:00Z","timestamp":1607385600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,8]],"date-time":"2020-12-08T00:00:00Z","timestamp":1607385600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,12,8]]},"DOI":"10.1109\/apccas50809.2020.9301672","type":"proceedings-article","created":{"date-parts":[[2020,12,29]],"date-time":"2020-12-29T15:59:56Z","timestamp":1609257596000},"page":"50-53","source":"Crossref","is-referenced-by-count":2,"title":["Design of SRAM cell using Voltage Lowering and Stacking Techniques for Low Power Applications"],"prefix":"10.1109","author":[{"given":"Jitendra Kumar","family":"Mishra","sequence":"first","affiliation":[]},{"given":"Prasanna Kumar","family":"Misra","sequence":"additional","affiliation":[]},{"given":"Manish","family":"Goswami","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","author":"torrens","year":"2017","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SPIN48934.2020.9071308"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844166"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2520490"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2012.55"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2701547"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-019-01483-1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-014-0463-1"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2018.5193"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162843"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-018-0858-9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2016.0287"}],"event":{"name":"2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2020,12,8]]},"location":"Ha Long, Vietnam","end":{"date-parts":[[2020,12,10]]}},"container-title":["2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9298528\/9301643\/09301672.pdf?arnumber=9301672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T11:44:49Z","timestamp":1656330289000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9301672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/apccas50809.2020.9301672","relation":{},"subject":[],"published":{"date-parts":[[2020,12,8]]}}}