{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:00:46Z","timestamp":1725393646765},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/apccas.2012.6418985","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T17:53:42Z","timestamp":1359568422000},"page":"116-119","source":"Crossref","is-referenced-by-count":2,"title":["Design and implementation of dynamic Word-Line pulse write margin monitor for SRAM"],"prefix":"10.1109","author":[{"given":"Shao-Cheng","family":"Wang","sequence":"first","affiliation":[]},{"given":"Geng-Cing","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Yi-Wei","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ming-Chien","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Yi-Wei","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Shyh-Jye","family":"Jou","sequence":"additional","affiliation":[]},{"given":"Ching-Te","family":"Chuang","sequence":"additional","affiliation":[]},{"given":"Nan-Chun","family":"Lien","sequence":"additional","affiliation":[]},{"given":"Wei-Chiang","family":"Shih","sequence":"additional","affiliation":[]},{"given":"Kuen-Di","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jyun-Kai","family":"Chu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"15","article-title":"Implications of fundam high-density SRAM and logic circuits","author":"burnett","year":"1994","journal-title":"Symp VLSI Technology Dig Tech Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342738"},{"key":"1","first-page":"4","article-title":"High-performance S challenges and techniques","author":"chuang","year":"2007","journal-title":"Proc IEEE I Technology Design and Testing (MTDT)"},{"key":"7","first-page":"35","article-title":"Dynamic SRAM stability characterization in 45nm CMOS","author":"seng","year":"2010","journal-title":"Symp VLSI Circuits Digest Technical Papers"},{"key":"6","first-page":"398","article-title":"Worst-case analysis to high density 6T-SRAM-array with local Vth variability","author":"tsukamoto","year":"2005","journal-title":"IEEE Conf ICCAD"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2004329"},{"key":"4","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1109\/VTS.2005.58","article-title":"Modeling and testing of SRAM for new failure mechanisms due to process variations in nanoscale CMOS","author":"chen","year":"2005","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700707"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332740"}],"event":{"name":"APCCAS 2012-2012 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2012,12,2]]},"location":"Kaohsiung, Taiwan","end":{"date-parts":[[2012,12,5]]}},"container-title":["2012 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412846\/6418954\/06418985.pdf?arnumber=6418985","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,8]],"date-time":"2019-07-08T22:14:25Z","timestamp":1562624065000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6418985\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apccas.2012.6418985","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}