{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:21:15Z","timestamp":1740100875729,"version":"3.37.3"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T00:00:00Z","timestamp":1655078400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T00:00:00Z","timestamp":1655078400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation (DFG, Deutsche Forschungsgemeinschaft)","doi-asserted-by":"publisher","award":["2050\/1-ProjectID390696704"],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,13]]},"DOI":"10.1109\/aicas54282.2022.9869987","type":"proceedings-article","created":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T20:21:42Z","timestamp":1662409302000},"page":"362-365","source":"Crossref","is-referenced-by-count":3,"title":["Real-time Radar Gesture Classification with Spiking Neural Network on SpiNNaker 2 Prototype"],"prefix":"10.1109","author":[{"given":"Jiaxin","family":"Huang","sequence":"first","affiliation":[{"name":"Infineon Technologies Dresden"}]},{"given":"Bernhard","family":"Vogginger","sequence":"additional","affiliation":[{"name":"Technische Universität Dresden"}]},{"given":"Pascal","family":"Gerhards","sequence":"additional","affiliation":[{"name":"Infineon Technologies Dresden"}]},{"given":"Felix","family":"Kreutz","sequence":"additional","affiliation":[{"name":"Infineon Technologies Dresden"}]},{"given":"Florian","family":"Kelber","sequence":"additional","affiliation":[{"name":"Technische Universität Dresden"}]},{"given":"Daniel","family":"Scholz","sequence":"additional","affiliation":[{"name":"Infineon Technologies Dresden"}]},{"given":"Klaus","family":"Knobloch","sequence":"additional","affiliation":[{"name":"Infineon Technologies Dresden"}]},{"given":"Christian Georg","family":"Mayr","sequence":"additional","affiliation":[{"name":"Technische Universität Dresden"}]}],"member":"263","reference":[{"key":"ref10","article-title":"The spinnaker 2 processing element architecture for hybrid digital neuromorphic computing","author":"hoppner","year":"2021","journal-title":"ArXiv Preprint"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00816"},{"journal-title":"TensorFlow Lite","year":"0","key":"ref12"},{"journal-title":"Cortex-M4 Technical Reference Manual","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00420"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/abf150"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED52811.2021.9502506"},{"key":"ref3","article-title":"Spinnaker 2: A 10 million core processor system for brain simulation and machine learning","author":"mayr","year":"2019","journal-title":"ArXiv Preprint"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10121405"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2020.00637"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EBCCSP53293.2021.9502357"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2021.664208"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966125"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS52927.2021.00053"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2019.2931595"}],"event":{"name":"2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2022,6,13]]},"location":"Incheon, Korea, Republic of","end":{"date-parts":[[2022,6,15]]}},"container-title":["2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9869844\/9869845\/09869987.pdf?arnumber=9869987","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,26]],"date-time":"2022-09-26T21:01:34Z","timestamp":1664226094000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9869987\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,13]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aicas54282.2022.9869987","relation":{},"subject":[],"published":{"date-parts":[[2022,6,13]]}}}