{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:46:06Z","timestamp":1730195166684,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/ahs.2018.8541458","type":"proceedings-article","created":{"date-parts":[[2018,11,23]],"date-time":"2018-11-23T00:15:58Z","timestamp":1542932158000},"page":"174-178","source":"Crossref","is-referenced-by-count":0,"title":["Towards a Secure Partial Reconfiguration of Xilinx FPGAs : Special Session Paper"],"prefix":"10.1109","author":[{"given":"Adewale","family":"Adetomi","sequence":"first","affiliation":[]},{"given":"Godwin","family":"Enemali","sequence":"additional","affiliation":[]},{"given":"Tughrul","family":"Arslan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Xilinx Inc","article-title":"7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter, User Guide - UG480 (v1.7)","year":"2015","key":"ref10"},{"journal-title":"Xilinx Inc","article-title":"Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics, Product Specification - DS181 (v1.25)","year":"2018","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339235"},{"key":"ref13","article-title":"Secure Boot of Zynq-7000 All Programmable SoC, Application Note - XAPP1175 (v2.0)","author":"sanders","year":"2015","journal-title":"Xilinx Inc"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/OPTIM.2014.6850986"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132682"},{"journal-title":"Cryptography Research Inc","article-title":"Protecting FPGAs from Power Analysis","year":"2010","key":"ref3"},{"key":"ref6","article-title":"On the Portability of Side-Channel Attacks–An Analysis of the Xilinx Virtex 4, Virtex 5, and Spartan 6 Bitstream Encryption Mechanism","volume":"391","author":"moradi","year":"2011","journal-title":"Cryptology ePrint Archive"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","article-title":"Differential Power Analysis","author":"kocher","year":"1999","journal-title":"Advances in Cryptology—CRYPTO'99"},{"journal-title":"Xilinx Inc","article-title":"UltraScale Architecture Configuration, User Guide-UG570 (v1.9.1)","year":"2018","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_4"},{"key":"ref2","article-title":"Security Solutions Using Spartan-3 Generation FPGAs, White Paper - WP266 (v1.1)","author":"smerdon","year":"2008","journal-title":"Xilinx Inc"},{"journal-title":"Vivado Design Suite User Guide Partial Reconfiguration UG909 (v2015 1)","year":"2018","key":"ref1"},{"journal-title":"Design security solutions","article-title":"Design Security Solutions","year":"2015","key":"ref9"}],"event":{"name":"2018 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2018,8,6]]},"location":"Edinburgh","end":{"date-parts":[[2018,8,9]]}},"container-title":["2018 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8515683\/8541365\/08541458.pdf?arnumber=8541458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T02:56:59Z","timestamp":1643252219000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8541458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ahs.2018.8541458","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}