{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:07:24Z","timestamp":1725437244350},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/ahs.2013.6604242","type":"proceedings-article","created":{"date-parts":[[2013,9,25]],"date-time":"2013-09-25T22:07:59Z","timestamp":1380146879000},"page":"172-177","source":"Crossref","is-referenced-by-count":2,"title":["Four-configuration-context optically reconfigurable gate array with a MEMS interleaving method"],"prefix":"10.1109","author":[{"given":"Yuichiro","family":"Yamaji","sequence":"first","affiliation":[]},{"given":"Minoru","family":"Watanabe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/JQE.2010.2047378"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/92.820763"},{"year":"0","journal-title":"DLP","key":"17"},{"key":"23","first-page":"305","article-title":"Application-specific memory interleaving enables high perfonnance in FPGA-based grid computations","author":"van court","year":"2006","journal-title":"IEEE Symposium on Field-Programmable Custom Computing Machines"},{"year":"0","journal-title":"Discovery 4000","key":"18"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/ISCAS.2010.5536965"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1364\/AO.49.004255"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1143\/JJAP.45.3510"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/JLT.2009.2024173"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1364\/AO.47.004692"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/JQE.2008.916705"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/12.192212"},{"year":"2005","journal-title":"Lattice ECP and EC Family Data Sheet","key":"3"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/TPDS.2008.136"},{"year":"0","journal-title":"Xilinx Product Data Sheets","key":"2"},{"year":"0","journal-title":"Altera Devices","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/VTEST.1993.313329"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/IOLTS.2007.60"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/TNS.1979.4330270"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/TNS.2003.813129"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/23.903749"},{"key":"9","article-title":"Single-event upset mitigation for xilinx FPGA block memories","author":"miller","year":"2007","journal-title":"Xll INX Application Note"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/TNS.2005.860675"}],"event":{"name":"2013 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2013,6,24]]},"location":"Torino, Italy","end":{"date-parts":[[2013,6,27]]}},"container-title":["2013 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS-2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6589038\/6604210\/06604242.pdf?arnumber=6604242","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:00:48Z","timestamp":1490223648000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6604242\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ahs.2013.6604242","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}