{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:42:27Z","timestamp":1725784947087},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/ahs.2013.6604220","type":"proceedings-article","created":{"date-parts":[[2013,9,25]],"date-time":"2013-09-25T18:07:59Z","timestamp":1380132479000},"page":"9-14","source":"Crossref","is-referenced-by-count":17,"title":["On the optimal reconfiguration times for TMR circuits on SRAM based FPGAs"],"prefix":"10.1109","author":[{"given":"Luca","family":"Sterpone","sequence":"first","affiliation":[]},{"given":"Anees","family":"Ullah","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"13"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1857927.1857934"},{"year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251221"},{"journal-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs","year":"2001","author":"carmichael","key":"2"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195990"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.62"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2012.6268634"},{"year":"0","key":"5"},{"journal-title":"Correcting Single-Event Upsets Through Virtex Partial Configuration","year":"2000","author":"carmichael","key":"4"},{"key":"9","article-title":"FPGA partial reconfiguration via configuration scrubbing","author":"sellers","year":"2009","journal-title":"Field Programmable Logic and Applications FPL 98"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1109\/DFT.2007.25","article-title":"TMR and partial dynamic reconguration to mitigate SEU faults in FPGAs","author":"bolchini","year":"2007","journal-title":"22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems DFT"}],"event":{"name":"2013 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2013,6,24]]},"location":"Torino, Italy","end":{"date-parts":[[2013,6,27]]}},"container-title":["2013 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS-2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6589038\/6604210\/06604220.pdf?arnumber=6604220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T18:34:48Z","timestamp":1498070088000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6604220\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ahs.2013.6604220","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}