{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,15]],"date-time":"2024-07-15T20:42:11Z","timestamp":1721076131204},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/100010686","name":"H2020 European Institute of Innovation and Technology","doi-asserted-by":"publisher","award":["687973"],"id":[{"id":"10.13039\/100010686","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","award":["ANR-15-CE24-0033-01"],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2906942","type":"journal-article","created":{"date-parts":[[2019,5,10]],"date-time":"2019-05-10T19:59:21Z","timestamp":1557518361000},"page":"58085-58093","source":"Crossref","is-referenced-by-count":9,"title":["Design and Evaluation of a 28-nm FD-SOI STT-MRAM for Ultra-Low Power Microcontrollers"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-9316-4930","authenticated-orcid":false,"given":"Guillaume","family":"Patrigeon","sequence":"first","affiliation":[]},{"given":"Pascal","family":"Benoit","sequence":"additional","affiliation":[]},{"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[]},{"given":"Sophiane","family":"Senni","sequence":"additional","affiliation":[]},{"given":"Guillaume","family":"Prenat","sequence":"additional","affiliation":[]},{"given":"Gregory","family":"Di Pendina","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2019","journal-title":"Low Power Short-Range Wireless Products—Nordic Semiconductor"},{"key":"ref11","year":"2018","journal-title":"32-Bit Arm Cortex-M0 PSoC 4"},{"key":"ref12","year":"2018","journal-title":"ARM Cortex M0+ FM0+"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276X-9-526"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4030214"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2636326"},{"key":"ref16","first-page":"132","article-title":"4 Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write \/ read-modify-write scheme","author":"noguchi","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","first-page":"1","article-title":"A 3.3 ns-access-time \n$71.2~\\mu\\text{W}$\n\/MHz 1 Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","first-page":"27.2.1","article-title":"Highly functional and reliable 8 Mb STT-MRAM embedded in 28 nm logic","author":"song","year":"2016","journal-title":"IEDM Tech Dig"},{"key":"ref19","first-page":"26.1.1","article-title":"Fully functional perpendicular STT-MRAM macro embedded in 40 nm logic for energy-efficient IOT applications","author":"lu","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2821167"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284367"},{"key":"ref6","first-page":"44","article-title":"A 595 pW 14 pJ\/cycle microcontroller with dual-mode standard cells and self-startup for battery-indifferent distributed sensing","author":"lin","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"1","article-title":"A \n$10.5~\\mu\\text{A}$\n\/MHz at 16 MHz single-cycle non-volatile memory access microcontroller with full state retention at 108 nA in a 90 nm process","author":"singhal","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","year":"2018","journal-title":"STM32F0—ARM Cortex-M0 Microcontrollers"},{"key":"ref7","year":"2018","journal-title":"STM32L0—ARM Cortex-M0+ Ultra-Low-Power MCUs"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2452906"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053066"},{"key":"ref9","year":"2018","journal-title":"LPC1100 Series Scalable Entry-Level Microcontrollers (MCUs) Based on Arm Cortex-M0+\/M0 Cores|NXP"},{"key":"ref20","year":"0","journal-title":"CPU Energy Benchmark—MCU Energy Benchmark—ULPMark—EEMBC Embedded Microprocessor Benchmark Consortium"},{"key":"ref21","article-title":"Embedded 28-nm charge-trap NVM technology","author":"kouznetsov","year":"0"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08712545.pdf?arnumber=8712545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:40:03Z","timestamp":1628624403000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8712545\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2906942","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}