{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T16:49:49Z","timestamp":1673887789915},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61309020"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2018.2886372","type":"journal-article","created":{"date-parts":[[2018,12,13]],"date-time":"2018-12-13T20:37:01Z","timestamp":1544733421000},"page":"2179-2199","source":"Crossref","is-referenced-by-count":4,"title":["MemWander: Memory Dynamic Remapping via Hypervisor Against Cache-Based Side-Channel Attacks"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-4796-7011","authenticated-orcid":false,"given":"Chao","family":"Yang","sequence":"first","affiliation":[]},{"given":"Yunfei","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Hongchao","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","author":"chisnall","year":"2008","journal-title":"The Definitive Guide to the Xen Hypervisor"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1006\/jagm.1997.0913"},{"key":"ref30","first-page":"897","article-title":"Cache template attacks: Automating attacks on inclusive last-level caches","author":"gruss","year":"2015","journal-title":"Proc Usenix Secur Symp"},{"key":"ref37","first-page":"201","article-title":"Cache-collision timing attacks against AES","volume":"4249","author":"bonneau","year":"2006","journal-title":"Cryptographic Hardware and Embedded Systems—CHES"},{"key":"ref36","first-page":"218","article-title":"Cache-timing attacks on AES","volume":"51","author":"bernstein","year":"2005","journal-title":"IEEE Comput Soc VLSI Des"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/306225.306235","article-title":"Httperf—A tool for measuring web server performance","volume":"26","author":"mosberger","year":"1998","journal-title":"ACM SIGMETRICS Perform Eval Rev"},{"key":"ref34","year":"2018","journal-title":"OpenStack"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"494","DOI":"10.1145\/1273440.1250723","article-title":"New cache designs for thwarting software cache-based side channel attacks","volume":"35","author":"wang","year":"2007","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"ref12","first-page":"703","article-title":"Preventing cryptographic key leakage in cloud virtual machines","author":"pattuk","year":"2014","journal-title":"Proc Usenix Secur Symp"},{"key":"ref13","first-page":"827","article-title":"Düppel: Retrofitting commodity operating systems to mitigate cache side channels in the cloud","author":"zhang","year":"2013","journal-title":"Proc ACM SIGSAC Conf Comput Commun Secur"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2046660.2046671"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-52993-5_9","article-title":"Verifiable side-channel security of cryptographic implementations: Constant-time MEE-CBC","author":"almeida","year":"2016","journal-title":"Fast Software Encryption"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2670940"},{"key":"ref17","first-page":"687","article-title":"Scheduler-based defenses against cross-VM side-channels","author":"varadarajan","year":"2014","journal-title":"Proc Usenix Secur Symp"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382230"},{"key":"ref19","first-page":"189","article-title":"STEALTHMEM: System-level protection against cache-based side channel attacks in the cloud","author":"kim","year":"2012","journal-title":"Proc Usenix Secur Symp"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref4","author":"gruss","year":"2015","journal-title":"Flush+ Flush A Fast and Stealthy Cache Attack"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1165389.945462"},{"key":"ref3","first-page":"719","article-title":"FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"Proc Usenix Secur Symp"},{"key":"ref6","author":"gruss","year":"2015","journal-title":"Flush+Flush A stealthier last-level cache attack"},{"key":"ref29","article-title":"Parsec 2.0: A new benchmark suite for chip-multiprocessors","author":"bienia","year":"2011","journal-title":"Proc of the 4th Annual Workshop on Modeling Benchmarking and Simulation"},{"key":"ref5","article-title":"Recovering OpenSSL ECDSA nonces using the FLUSH+RELOAD cache side-channel attack","author":"yarom","year":"2014"},{"key":"ref8","article-title":"Partitioned cache architecture as a side-channel defence mechanism","author":"page","year":"2005"},{"key":"ref7","year":"2014","journal-title":"Security considerations and disallowing inter-virtual machine transparent page sharing"},{"key":"ref2","first-page":"591","article-title":"SA: A shared cache attack that works across cores and defies VM Sandboxing–and its application to AES","author":"irazoqui","year":"2015","journal-title":"Proc IEEE Symp Secur Privacy (SP)"},{"key":"ref9","first-page":"83","article-title":"A novel cache architecture with enhanced performance and security","author":"wang","year":"2008","journal-title":"Proc 41st IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref20","first-page":"189","article-title":"STEALTHMEM: System-level protection against cache-based side channel attacks in the cloud","author":"kim","year":"2012","journal-title":"Proc Usenix Secur Symp"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1655008.1655019"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3724\/SP.J.1001.2011.03958"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2015.2505680"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2015.80"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813706"},{"key":"ref25","first-page":"95","article-title":"Using virtual machine allocation policies to defend against co-resident attacks in cloud computing","volume":"14","author":"han","year":"2017","journal-title":"IEEE Trans Depend and Sec Comp"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08575138.pdf?arnumber=8575138","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T01:48:46Z","timestamp":1643161726000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8575138\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/access.2018.2886372","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}