{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T10:46:59Z","timestamp":1743331619999,"version":"3.37.3"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/3.0\/legalcode"}],"funder":[{"name":"Xilinx Inc."},{"DOI":"10.13039\/501100000780","name":"European Commission through the ECOSCALE Project","doi-asserted-by":"publisher","award":["H2020-ICT-671632"],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1109\/access.2017.2671881","type":"journal-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T19:08:31Z","timestamp":1487617711000},"page":"2747-2762","source":"Crossref","is-referenced-by-count":73,"title":["Efficient FPGA Implementation of OpenCL High-Performance Computing Applications via High-Level Synthesis"],"prefix":"10.1109","volume":"5","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4153-360X","authenticated-orcid":false,"given":"Fahad Bin","family":"Muslim","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3048-5112","authenticated-orcid":false,"given":"Liang","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Mehdi","family":"Roozmeh","sequence":"additional","affiliation":[]},{"given":"Luciano","family":"Lavagno","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"2012 Hurricane\/Tropical Data for Atlantic","year":"2012","key":"ref38"},{"key":"ref33","first-page":"15","article-title":"EECluster: An energy-efficient tool for managing HPC clusters","volume":"2","author":"s\u00e1nchez","year":"2015","journal-title":"Annals of Multicore and GPU Programming"},{"journal-title":"Vivado Design Suite User Guide Power Analysis and Optimization","year":"0","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0798"},{"journal-title":"Heterogeneous Computing with OpenCL","year":"2015","author":"kaeli","key":"ref30"},{"article-title":"Efficient Mont Carlo simulation with stochastic volatility","year":"2009","author":"odelman","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1287\/opre.1050.0247"},{"journal-title":"Rodinia\/Opencl\/NN","year":"2012","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"journal-title":"SDAccel Development Environment User Guide","year":"0","key":"ref10"},{"journal-title":"Vivado Design Suite User Guide High-Level Synthesis","year":"0","key":"ref11"},{"journal-title":"SDAccel Development Environment Methodology Guide Performance Optimization","year":"0","key":"ref12"},{"key":"ref13","first-page":"112","article-title":"The battle of the giants: a case study of GPU vs FPGA optimisation for real-time image processing","volume":"1","author":"struyf","year":"2014","journal-title":"Proc Of PECC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.rser.2013.12.007"},{"key":"ref15","article-title":"Parallel algorithms on nearest neighbor search","volume":"v","author":"aydin","year":"2014"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2010.5654017"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2008.4563100"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.7"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/WHPCF.2010.5671822"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.69"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.125"},{"article-title":"The OpenCL specification","year":"2015","author":"howes","key":"ref27"},{"key":"ref3","first-page":"10","article-title":"1.1 computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","article-title":"Accelerating deep convolutional neural networks using specialized hardware","volume":"2","author":"ovtcharov","year":"2015"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/540159"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.11"},{"key":"ref8","first-page":"1","article-title":"SDA: Software-defined accelerator for large-scale DNN systems","volume":"26","author":"ouyang","year":"2014","journal-title":"Proc Hot Chips"},{"key":"ref7","first-page":"1","article-title":"High Performance Computing Using FPGAs","author":"sundararajan","year":"2010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.83"},{"journal-title":"Microsoft Extends FPGA Reach From Bing to Deep Learning","year":"2015","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2200\/S00514ED1V01Y201306DTM035"},{"key":"ref20","first-page":"1","article-title":"High performance and low power Monte Carlo methods to option pricing models via high level design and synthesis","author":"ma","year":"2016","journal-title":"European Modelling Symposium (EMS)"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s00778-011-0232-z","article-title":"Sorting networks on FPGAs","volume":"21","author":"mueller","year":"2012","journal-title":"The VLDB Journal The International Journal on Very Large Data Bases"},{"key":"ref21","first-page":"240","article-title":"Energy and memory efficient mapping of bitonic sorting on FPGA","author":"chen","year":"2015","journal-title":"Proc ACM\/SIGDA Int Symp Field-Program Gate Arrays"},{"journal-title":"Microsoft Knows Exactly Where Intel’s Future Is","year":"2015","key":"ref24"},{"article-title":"The implementation and optimization of Bitonic sort algorithm based on CUDA","year":"2015","author":"mu","key":"ref23"},{"article-title":"Implementing FPGA design with the OpenCL standard","year":"2011","author":"singh","key":"ref26"},{"journal-title":"Data Centers Dominate FPGA Event","year":"2016","key":"ref25"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/7859429\/07859319.pdf?arnumber=7859319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:26:11Z","timestamp":1642004771000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7859319\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/access.2017.2671881","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2017]]}}}