{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:51:14Z","timestamp":1730199074606,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/a-sscc47793.2019.9056966","type":"proceedings-article","created":{"date-parts":[[2020,4,7]],"date-time":"2020-04-07T02:38:37Z","timestamp":1586227117000},"page":"83-86","source":"Crossref","is-referenced-by-count":1,"title":["A 4-GHz Sub-harmonically Injection-Locked Phase-Locked Loop with Self-Calibrated Injection Timing and Pulsewidth"],"prefix":"10.1109","author":[{"given":"Xuefan","family":"Jin","sequence":"first","affiliation":[]},{"given":"Dong-Seok","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Youngjun","family":"Ko","sequence":"additional","affiliation":[]},{"given":"Kee-Won","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Jung-Hoon","family":"Chun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a bechmarking figure-of-merit for phase-locked-loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2407753"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177037"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008937"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2688384"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992946"}],"event":{"name":"2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2019,11,4]]},"location":"Macau, Macao","end":{"date-parts":[[2019,11,6]]}},"container-title":["2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9043348\/9056889\/09056966.pdf?arnumber=9056966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:48:47Z","timestamp":1658094527000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9056966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/a-sscc47793.2019.9056966","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}