{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T18:10:36Z","timestamp":1694628636569},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1999,12,1]],"date-time":"1999-12-01T00:00:00Z","timestamp":944006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[1999,12]]},"DOI":"10.1109\/92.805754","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T19:45:59Z","timestamp":1030218359000},"page":"477-482","source":"Crossref","is-referenced-by-count":4,"title":["Statistical analysis of timing rules for high-speed synchronous VLSI systems"],"prefix":"10.1109","volume":"7","author":[{"family":"Chung-Sheng Li","sequence":"first","affiliation":[]},{"given":"K.N.","family":"Sivarajan","sequence":"additional","affiliation":[]},{"given":"D.G.","family":"Messerschmitt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.53601"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref12","first-page":"171","article-title":"clock skew analysis for si and gaas receivers","volume":"1178","author":"khalil","year":"1989","journal-title":"Proc SPIE– Int Soc Opt Eng"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.61068"},{"key":"ref14","author":"hogg","year":"1978","journal-title":"Introduction to Mathematical Statistics"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1476793.1476883"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.238606"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676220"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3206-4","author":"gray","year":"1994","journal-title":"Wave Pipelining Theory and CMOS Implementation"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.41504"},{"key":"ref7","author":"jacobs","year":"1988","journal-title":"Self-Timed Integrated Circuits for Digital Signal Processing Applications"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.256454"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/49.62819"},{"key":"ref9","author":"chapiro","year":"1986","journal-title":"Globally asynchronous locally synchronous systems"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/17460\/00805754.pdf?arnumber=805754","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:17:31Z","timestamp":1638217051000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/805754\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,12]]},"references-count":14,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/92.805754","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[1999,12]]}}}