{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,27]],"date-time":"2024-07-27T19:16:54Z","timestamp":1722107814678},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[1998]]},"DOI":"10.1109\/54.706038","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T18:32:16Z","timestamp":1030213936000},"page":"83-89","source":"Crossref","is-referenced-by-count":4,"title":["Testing the 500-MHz IBM S\/390 microprocessor"],"prefix":"10.1109","volume":"15","author":[{"given":"T.G.","family":"Foote","sequence":"first","affiliation":[]},{"given":"D.E.","family":"Hoffman","sequence":"additional","affiliation":[]},{"given":"W.V.","family":"Huott","sequence":"additional","affiliation":[]},{"given":"T.J.","family":"Koprowski","sequence":"additional","affiliation":[]},{"given":"M.P.","family":"Kusko","sequence":"additional","affiliation":[]},{"given":"B.J.","family":"Robbins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"bibd308311","doi-asserted-by":"publisher","DOI":"10.1147\/rd.391.0149"},{"key":"bibd308310","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639602"},{"key":"bibd308313","article-title":"programmable delay clock chopper\/stretcher with fast recovery","author":"huott","year":"1996"},{"key":"bibd308312","article-title":"programmable built-in self-test method and controller for arrays","author":"huott","year":"92"},{"key":"bibd30839","doi-asserted-by":"publisher","DOI":"10.1147\/rd.342.0339"},{"key":"bibd30835","first-page":"200","article-title":"self-testing of multichip modules","author":"bardell","year":"1982","journal-title":"Proc IEEE Int l Test Conf"},{"key":"bibd30836","doi-asserted-by":"publisher","DOI":"10.1147\/rd.341.0078"},{"key":"bibd30837","doi-asserted-by":"publisher","DOI":"10.1016\/0026-2714(88)90373-3"},{"key":"bibd30838","doi-asserted-by":"publisher","DOI":"10.1147\/rd.332.0149"},{"key":"bibd30831","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639601"},{"key":"bibd30832","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"bibd30833","doi-asserted-by":"publisher","DOI":"10.1147\/rd.414.0611"},{"key":"bibd30834","first-page":"462","article-title":"a logic design structure for lsi testability","author":"eichelberger","year":"1977","journal-title":"Proc 14th Design Automation Conf"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/54\/15307\/00706038.pdf?arnumber=706038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:09:16Z","timestamp":1638216556000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/706038\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"references-count":13,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/54.706038","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[1998]]}}}