{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T04:03:14Z","timestamp":1742529794457,"version":"3.40.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2002]]},"DOI":"10.1109\/43.980260","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:14:45Z","timestamp":1030220085000},"page":"217-231","source":"Crossref","is-referenced-by-count":9,"title":["Thorough testing of any multiport memory with linear tests"],"prefix":"10.1109","volume":"21","author":[{"given":"S.","family":"Hamdioui","sequence":"first","affiliation":[]},{"given":"A.J.","family":"van de Goor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.199800"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207822"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.53045"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1995.518083"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1995.518084"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643989"},{"volume-title":"Detecting complex coupling faults in multi-port RAM\u2019s, IMAG Res. Rep. RR978","year":"1991","author":"Alves","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.365454"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670898"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743138"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805833"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843858"},{"volume-title":"Testing multi-port memories: Theory and practice","year":"2000","author":"Hamdioui","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2000.868618"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893615"},{"article-title":"Impact of spot defects on the fault modeling and tests in dual-port memories","volume-title":"Proc. IEEE European Test Workshop","author":"Hamdioui","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/356914.356916"},{"volume-title":"Testing Semiconductor Memories, Theory and Practice","year":"1998","author":"van de Goor","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510868"},{"volume-title":"Extension of static random access memories, modeling and examination of pattern for fault detection","year":"1991","author":"Adams","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.55188"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/21118\/00980260.pdf?arnumber=980260","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,20]],"date-time":"2025-03-20T04:44:52Z","timestamp":1742445892000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/980260\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"references-count":21,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/43.980260","relation":{},"ISSN":["0278-0070"],"issn-type":[{"type":"print","value":"0278-0070"}],"subject":[],"published":{"date-parts":[[2002]]}}}