{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T04:08:17Z","timestamp":1743566897544,"version":"3.40.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2001,5,1]],"date-time":"2001-05-01T00:00:00Z","timestamp":988675200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2001,5]]},"DOI":"10.1109\/43.920711","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T18:17:23Z","timestamp":1030213043000},"page":"693-697","source":"Crossref","is-referenced-by-count":4,"title":["Buffer minimization in pass transistor logic"],"prefix":"10.1109","volume":"20","author":[{"given":"H.","family":"Zhou","sequence":"first","affiliation":[]},{"given":"A.","family":"Aziz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61474-5_95"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643609"},{"volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","year":"1979","author":"Garey","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580098"},{"issue":"4","key":"ref5","first-page":"334","article-title":"Overview of low-power ULSI circuit techniques","volume":"E78-C","author":"Kuroda","year":"1995","journal-title":"IEICE Trans. Electron."},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/vtsa.1993.263680"},{"key":"ref7","first-page":"162","article-title":"Simultaneous PTL buffer insertion and sizing for minimizing elmore delay","volume-title":"Proc. Int. Workshop Logic Synthesis","author":"Liu"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379719"},{"volume-title":"Digital Integrated Circuits","year":"1996","author":"Rabaey","key":"ref9"},{"issue":"9","key":"ref10","first-page":"1274","article-title":"Regenerative pass transistor logic: A circuit technique for high speed digital design","volume":"E79-C","author":"Sheungm","year":"1996","journal-title":"IEICE Trans. Electron."},{"volume-title":"Algorithms for multilevel logic optimization","year":"1989","author":"Wang","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.509865"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.52161"},{"volume-title":"MCNC Designers\u2019 Manual","key":"ref14"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/19911\/00920711.pdf?arnumber=920711","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T05:47:50Z","timestamp":1743486470000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/920711\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,5]]},"references-count":14,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/43.920711","relation":{},"ISSN":["0278-0070"],"issn-type":[{"type":"print","value":"0278-0070"}],"subject":[],"published":{"date-parts":[[2001,5]]}}}