{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,16]],"date-time":"2024-01-16T12:00:16Z","timestamp":1705406416675},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1999]]},"DOI":"10.1109\/43.784124","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T17:57:42Z","timestamp":1030211862000},"page":"1327-1340","source":"Crossref","is-referenced-by-count":12,"title":["Testability analysis and test-point insertion in RTL VHDL specifications for scan-based BIST"],"prefix":"10.1109","volume":"18","author":[{"given":"S.","family":"Boubezari","sequence":"first","affiliation":[]},{"given":"E.","family":"Cerny","sequence":"additional","affiliation":[]},{"given":"B.","family":"Kaminska","sequence":"additional","affiliation":[]},{"given":"B.","family":"Nadeau-Dostie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","year":"1994","journal-title":"Synopsys User s Manual"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569798"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326865"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527949"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393404"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.251159"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.285251"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529899"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227793"},{"key":"ref16","first-page":"968","article-title":"b-algorithm: a behavior test generation algorithm","author":"cho","year":"1994","journal-title":"Proc Int Test Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240543"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"920","DOI":"10.1109\/43.293949","article-title":"addressing design for testability at the architectural level","volume":"13","author":"chikermane","year":"1994","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470662"},{"key":"ref4","first-page":"253","article-title":"test-point insertion for scan-based bist","author":"seiss","year":"1991","journal-title":"Proc European Test Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294746"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557123"},{"key":"ref3","author":"bardel","year":"1987","journal-title":"Built-In Test for VLSI Pseudorandom Techniques"},{"key":"ref6","first-page":"154","article-title":"methodology for efficiently inserting and condensing test points","volume":"140","author":"youssef","year":"1993","journal-title":"Proc -E Inst Elect Eng"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582349"},{"key":"ref5","first-page":"463","article-title":"improving gate-level fault coverage by rtl fault grading","author":"mao","year":"1996","journal-title":"Proc Int Test Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279304"},{"key":"ref7","first-page":"644","article-title":"testability analysis and improvement from vhdl behavior specification","author":"gu","year":"1994","journal-title":"Proc European Test Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82321"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.238444"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084687"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292278"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1141","DOI":"10.1109\/43.406715","article-title":"behavioral synthesis of area efficient testable designs using interaction between hardware sharing and partial scan","volume":"14","author":"potkonjak","year":"1995","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1145\/157485.164897","article-title":"behavioral synthesis of highly testable data paths under the non-scan and partial scan environments","author":"lee","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519708"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1991.139898"},{"key":"ref26","first-page":"659","article-title":"h-scan: a high level alternative to full scan testing with reduced area and test application time","author":"bhattacharya","year":"1996","journal-title":"Proc VLSI Test Symp"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582333"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/17014\/00784124.pdf?arnumber=784124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:32Z","timestamp":1638216452000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/784124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"references-count":32,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/43.784124","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1999]]}}}