{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:19:42Z","timestamp":1694625582694},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[1996,1,1]],"date-time":"1996-01-01T00:00:00Z","timestamp":820454400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1996]]},"DOI":"10.1109\/43.511575","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T17:57:42Z","timestamp":1030211862000},"page":"959-967","source":"Crossref","is-referenced-by-count":5,"title":["Automatic layout recycling based on layout description and linear programming"],"prefix":"10.1109","volume":"15","author":[{"given":"Y.","family":"Shigehiro","sequence":"first","affiliation":[]},{"given":"T.","family":"Nagata","sequence":"additional","affiliation":[]},{"given":"I.","family":"Shirakawa","sequence":"additional","affiliation":[]},{"given":"I.","family":"Arungsrisangchai","sequence":"additional","affiliation":[]},{"given":"H.","family":"Takahashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585635"},{"key":"ref11","first-page":"555","article-title":"an $(n \\log n)$<\/tex><\/formula> algorithm for boolean mask operations","author":"lauther","year":"1981","journal-title":"Proc DAC"},{"key":"ref12","first-page":"1455","article-title":"a graph theoretical compaction algorithm","author":"yoshimura","year":"1985","journal-title":"Proc ISCAS"},{"key":"ref13","first-page":"156","article-title":"the simplex method for network problems","volume":"j70 a","author":"yoshimura","year":"1987","journal-title":"Trans IEICE"},{"key":"ref14","first-page":"810","article-title":"the simplex algorithm on a linear graph","volume":"57 a","author":"goto","year":"1974","journal-title":"Trans IEICE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586138"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1985.1585933"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1985.1585948"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585780"},{"key":"ref8","first-page":"392","article-title":"a method of layout description for analog module generation","volume":"sa 7 1","author":"kanbara","year":"1989","journal-title":"IEICE Spring National Convention Rec"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/ecjc.4430760908"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585540"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.52212"},{"key":"ref9","author":"hsueh","year":"1979","journal-title":"Symbolic layout and compaction of integrated circuits"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/43\/11089\/00511575.pdf?arnumber=511575","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:12:03Z","timestamp":1638216723000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/511575\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"references-count":14,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/43.511575","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1996]]}}}