{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:18:47Z","timestamp":1694625527159},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1994,6,1]],"date-time":"1994-06-01T00:00:00Z","timestamp":770428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1994,6]]},"DOI":"10.1109\/43.285254","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T17:57:42Z","timestamp":1030211862000},"page":"814-822","source":"Crossref","is-referenced-by-count":18,"title":["Event suppression: improving the efficiency of timing simulation for synchronous digital circuits"],"prefix":"10.1109","volume":"13","author":[{"given":"S.","family":"Devadas","sequence":"first","affiliation":[]},{"given":"K.","family":"Keutzer","sequence":"additional","affiliation":[]},{"given":"S.","family":"Malik","sequence":"additional","affiliation":[]},{"given":"A.","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc International Symposium on Circuits and Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.5996"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3960-5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114842"},{"key":"ref11","first-page":"625","article-title":"Modelling of Circuit Delays in Symbolic Simulation","author":"seger","year":"1989","journal-title":"Proc IFIP International Workshop on Applied Formal Methods for Correct VLSI Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185224"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1145\/37888.37915","article-title":"demand driven simulation: backsim","author":"smith","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.159998"},{"key":"ref7","first-page":"497","article-title":"Time-Symbolic Simulation for Accurate Timing Verification","author":"ishiura","year":"1989","journal-title":"Proc Design Automation Conf"},{"key":"ref2","first-page":"44","article-title":"Efficient Algorithms for Solving the False Path Problem in Timing Verification","author":"behkoski","year":"1987","journal-title":"Proc Int'l Conf on Computer-Aided Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114903"},{"key":"ref1","first-page":"159","article-title":"An Algebra of Waveforms","author":"augustin","year":"1989","journal-title":"Proc IFIP International Workshop on Applied Formal Methods for Correct VLSI Design"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/43\/7061\/00285254.pdf?arnumber=285254","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:11:28Z","timestamp":1638216688000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/285254\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,6]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/43.285254","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1994,6]]}}}