{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:17:36Z","timestamp":1694625456073},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[1993,1,1]],"date-time":"1993-01-01T00:00:00Z","timestamp":725846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1993]]},"DOI":"10.1109\/43.256930","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T17:57:42Z","timestamp":1030211862000},"page":"1547-1556","source":"Crossref","is-referenced-by-count":9,"title":["Clock suppression techniques for synchronous circuits"],"prefix":"10.1109","volume":"12","author":[{"given":"R.","family":"Razdan","sequence":"first","affiliation":[]},{"given":"G.P.","family":"Bischoff","sequence":"additional","affiliation":[]},{"given":"E.G.","family":"Ulrich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14849"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206471"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270310"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1992.200434"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1992.200433"},{"key":"ref16","year":"0"},{"key":"ref17","article-title":"Development of the CVAX floating point chip","author":"mclellan","year":"1988","journal-title":"Digital Tech J"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1990.110123"},{"key":"ref19","year":"1992","journal-title":"VAX Systems\/DEC Systems and Options Catalog"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129892"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129829"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37890"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164001"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809263"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585732"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127731"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129841"},{"key":"ref9","first-page":"277","article-title":"Design verification for very large digital networks based on concurrent simulation and clock suppression","author":"ulrich","year":"1983","journal-title":"Proc Int Conf on Computer Aided Design"},{"key":"ref20","year":"1992","journal-title":"SPEC Newsletter"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/43\/6506\/00256930.pdf?arnumber=256930","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:11:20Z","timestamp":1638216680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/256930\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/43.256930","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1993]]}}}