{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,20]],"date-time":"2025-04-20T05:10:01Z","timestamp":1745125801570,"version":"3.40.4"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2002,4,1]],"date-time":"2002-04-01T00:00:00Z","timestamp":1017619200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2002,4]]},"DOI":"10.1109\/4.991387","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:14:45Z","timestamp":1030220085000},"page":"487-498","source":"Crossref","is-referenced-by-count":28,"title":["A low-impedance open-bitline array for multigigabit DRAM"],"prefix":"10.1109","volume":"37","author":[{"given":"T.","family":"Sekiguchi","sequence":"first","affiliation":[]},{"given":"K.","family":"Itoh","sequence":"additional","affiliation":[]},{"given":"T.","family":"Takahashi","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sugaya","sequence":"additional","affiliation":[]},{"given":"H.","family":"Fujisawa","sequence":"additional","affiliation":[]},{"given":"M.","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kajigaya","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kimura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2001.912681"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.641695"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04478-0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.799866"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2000.852777"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051481"},{"key":"ref7","first-page":"380","article-title":"A multigigabit DRAM technology with 6F2 open-bitline cell distributed overdriven sensing and stacked-flash fuse","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Takahashi"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.962294"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.5933"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.649451"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.5931"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.799867"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.5932"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/21382\/00991387.pdf?arnumber=991387","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,20]],"date-time":"2025-04-20T04:33:41Z","timestamp":1745123621000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/991387\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,4]]},"references-count":13,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/4.991387","relation":{},"ISSN":["0018-9200"],"issn-type":[{"type":"print","value":"0018-9200"}],"subject":[],"published":{"date-parts":[[2002,4]]}}}