{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:13:09Z","timestamp":1742389989047},"reference-count":6,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1999]]},"DOI":"10.1109\/4.777106","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"1084-1090","source":"Crossref","is-referenced-by-count":45,"title":["A precise on-chip voltage generator for a gigascale DRAM with a negative word-line scheme"],"prefix":"10.1109","volume":"34","author":[{"given":"H.","family":"Tanaka","sequence":"first","affiliation":[]},{"given":"M.","family":"Aoki","sequence":"additional","affiliation":[]},{"given":"T.","family":"Sakata","sequence":"additional","affiliation":[]},{"given":"S.","family":"Kimura","sequence":"additional","affiliation":[]},{"given":"N.","family":"Sakashita","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hidaka","sequence":"additional","affiliation":[]},{"given":"T.","family":"Tachibana","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kimura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"gray","year":"0","journal-title":"Analysis and Design of Analog Integrated Circuits"},{"key":"ref3","first-page":"1333","article-title":"stabilization of voltage limiter circuit for high-density dram's using pole-zero compensation","volume":"e75 c","author":"tanaka","year":"1992","journal-title":"IEICE Trans Electron"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688013"},{"key":"ref5","author":"allen","year":"1987","journal-title":"CMOS Analog Circuit Design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499365"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.475705"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/16876\/00777106.pdf?arnumber=777106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:21Z","timestamp":1638216441000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/777106\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"references-count":6,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/4.777106","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1999]]}}}