{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,11,19]],"date-time":"2023-11-19T12:59:41Z","timestamp":1700398781489},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1998]]},"DOI":"10.1109\/4.705368","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"1266-1272","source":"Crossref","is-referenced-by-count":21,"title":["Design of a built-in current sensor for I\/sub DDQ\/ testing"],"prefix":"10.1109","volume":"33","author":[{"family":"Jeong Beom Kim","sequence":"first","affiliation":[]},{"family":"Sung Je Hong","sequence":"additional","affiliation":[]},{"family":"Jong Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"rajsuman","year":"1995","journal-title":"$I_ ddq $ Testing for CMOS VLSI"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.121566"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527913"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.179205"},{"key":"ref14","first-page":"302","article-title":"a practical current sensing technique for $i_{ddq}$<\/tex><\/formula> testing","volume":"3","author":"tang","year":"1995","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114113"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114102"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.364444"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315652"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.62148"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1989.56807"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.9188"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1145\/37888.37914","article-title":"realistic fault modeling for vlsi testing","author":"maly","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref9","first-page":"316","article-title":"a new approach to dynamic $i_{dd}$<\/tex><\/formula> testing","author":"keating","year":"1987","journal-title":"Proc Int Test Conf"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/4\/15241\/00705368.pdf?arnumber=705368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:14Z","timestamp":1638216434000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/705368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"references-count":14,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/4.705368","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1998]]}}}