{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T09:13:26Z","timestamp":1720170806385},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1998]]},"DOI":"10.1109\/4.705359","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"1208-1219","source":"Crossref","is-referenced-by-count":148,"title":["A replica technique for wordline and sense control in low-power SRAM's"],"prefix":"10.1109","volume":"33","author":[{"given":"B.S.","family":"Amrutur","sequence":"first","affiliation":[]},{"given":"M.A.","family":"Horowitz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.98973"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.165328"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1984.1156700"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052416"},{"key":"ref14","first-page":"7.1\/1","article-title":"low-supply-noise low-power embedded modular sram for mixed analog-digital ic's","author":"schultz","year":"0","journal-title":"IEEE 1992 Custom Integrated Circuits Conf"},{"key":"ref15","first-page":"412","article-title":"a 250mhz 5w risc microprocessor with on-chip l2 cache controller","author":"reed","year":"0","journal-title":"1997 IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","first-page":"132","article-title":"a 20ns 4mb cmos sram with hierarchical word decoding architecture","author":"hirose","year":"0","journal-title":"1990 IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","first-page":"134","article-title":"8ns cmos 64k × 4 and 256k × 1 sram's","author":"flannagan","year":"0","journal-title":"1990 IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.557643"},{"key":"ref19","first-page":"128","article-title":"a 2ns access, 500mhz 288kb sram macro","author":"pelella","year":"0","journal-title":"1996 Symp VLSI Circuits Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1992.200484"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.553178"},{"key":"ref6","first-page":"132","article-title":"a deep sub-v, single power-supply sram cell with multi-vt, boosted storage node and dynamic load","author":"itoh","year":"0","journal-title":"1996 Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.542729"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/16.333844"},{"key":"ref7","first-page":"232","article-title":"the impact of stochastic dopant and interconnect distributions on gigascale integration","author":"meindl","year":"0","journal-title":"1997 IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","first-page":"92","article-title":"a 1 v dsp for wireless communications","author":"lee","year":"0","journal-title":"1997 IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547515"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.375970"},{"key":"ref22","first-page":"360","article-title":"a 1.8ns access, 550mhz 4.5mb cmos sram","author":"nambu","year":"0","journal-title":"1998 IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052598"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.98975"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052620"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.209988"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1994.573217"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/4\/15241\/00705359.pdf?arnumber=705359","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:14Z","timestamp":1638216434000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/705359\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"references-count":26,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/4.705359","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1998]]}}}